

HY16F3981 User's Guide

High-Precision Mixed Signal Micro Controller

4x32 ~ 6x30 LCD Driver

32-bit Low Power Micro Controller

21-bit ENOB ΣΔΑDC

64KB Flash ROM



Table of Contents

1.	CHIP OVERVIEW	9
1.1.	Brief introduction	9
1.2.	Type description table	11
2.	FUNCTION OVERVIEW	12
2.1.	Block diagram	12
2.2.	CPU core block diagram	13
3.	MEMORY STRUCTURE	14
3.1.	Memory description	14
3.2.	Memory address	15
3.3.	Static random-access memory (SRAM)	16
3.4.	Flash ROM	16
3.5.	Bus interface unit	16
3.6.	Boot ROM	17
3.7.	Embedded debug module (EDM)	17
4.	SOC REGISTER	18
4.1.	Overall description	18
4.2.	Register address	18
4.3.	Register function	18
5.	POWER MANAGEMENT	20
5.1.	Overall description	20
5.2.	Register address	24
5.3.	Register function	24



6.	CLOCK SYSTEM	26
6.1.	Overall description	26
6.2.	Register address	31
6.3.	Register function	32
7.	INTERRUPT CONTROL SYSTEM	40
7.1.	Overall description	40
7.2.	Register address	41
7.3.	Register function	42
8.	WATCH DOG TIMER (WDT)	53
8.1.	Overall description	53
8.2.	Register address	54
8.3.	Register function	55
9.	TIMER A	56
9.1.	Overall description	56
9.2.	Register address	57
9.3.	Register function	58
10.	TIMER B	59
10.1.	Overall description	59
10.2.	2. Register address	85
10.3.	3. Register function	85
11.	TIMER B2	89
11.1.	. General description	89
11.2.	2. Register address	90



11.3.	Register function	90
12.	TIMER C	94
12.1.	Overall description	94
12.2.	Register address	97
12.3.	Register function	97
13.	GPIO PT2 MANAGEMENT	100
13.1.	Overall description	100
13.2.	Register address	102
13.3.	Register function	102
13.4.	Analog to digital multiplexing function Switchover Considerations	105
14.	GPIO PT3 MANAGEMENT	106
14.1.	Overall description	106
14.2.	Register address	108
14.3.	Register function	109
14.4.	Analog to digital multiplexing function Switchover Considerations	112
15.	GPIO PT6 MANAGEMENT	113
15.1.	Overall description	113
15.2.	Register address	115
15.3.	Register function	115
16.	GPIO PT7 MANAGEMENT	122
16.1.	Overall description	122
16.2.	Register address	123
16.3.	Register function	123



17.	GPIO PT8 MANAGEMENT	130
17.1.	. Overall description	130
17.2.	Register address	132
17.3.	8. Register function	132
18.	GPIO PT9 MANAGEMENT	140
18.1.	. Overall description	140
18.2.	Register address	142
18.3.	8. Register function	142
19.	GPIO PT13 MANAGEMENT	148
19.1.	. Overall description	148
19.2.	Register address	149
19.3.	8. Register function	149
20.	GPIO MANAGEMENT	152
20.1.	. Overall description	152
20.2.	Register address	154
20.3.	8. Register function	154
21.	ΣΔ 24-BIT A/D CONVERTER (ADC)	159
21.1.	. Overall description	159
21.2.	Register address	170
21.3.	8. Register function	170
22.	INSTRUMENTATION AMPLIFIER (IA)	175
22.1.	. Overall description	175
22.2.	Register address	175



22.3.	Register function	175
23.	RAIL-TO-RAIL OPAMP	177
23.1.	Overall description	177
23.2.	Register address	181
23.3.	Register function	181
24.	12-BIT RESISTANCE LADDER NETWORK	185
24.1.	Overall description	185
24.2.	Register address	187
24.3.	Register function	187
25.	SERIAL PERIPHERAL INTERFACE (SPI)	189
25.1.	Overall description	189
25.2.	Register address	194
25.3.	Register function	195
26.	ENHANCED UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMIT (EUART)	200
26.1.	Overall description	200
26.2.	Register address	202
26.3.	Register function	203
26.4.	UART using instruction:	206
27.	ENHANCED UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMIT (EUART2)	210
27.1.	Overall description	210
27.2.	Register address	210
27.3.	Register function	210
27.4.	UART2 using instruction.	213



28.	I2C COMMUNICATION INTERFACE	214
28.1.	Overall description	214
28.2.	Register address	224
28.3.	Register function	224
28.4.	Model program function	231
28.5.	I ² C General Call Mode	242
28.6.	10 Bit Addressing Mode	243
28.7.	3 Byte Data Mode	247
29.	HARDWARE REAL TIME CLOCK (HW RTC)	249
29.1.	Overall description	249
29.2.	Register address	251
29.3.	Register function	252
30.	POWER-SAVING MODE INTRODUCTION	265
30.1.	Overall description	265
30.2.	Interrupt point configuration	265
31.	LCD DRIVER	268
31.1.	Overall description	268
31.2.	Register address	269
31.3.	Register function	270
31.4.	LCD RAM function	275
31.5.	LCD power saving features	275
32.	REVISIONS	276



Attention:

- 1 > HYCON Technology Corp. reserves the right to change the content of this datasheet without further notice. For most up-to-date information, please constantly visit our website: http://www.hycontek.com.
- 2 HYCON Technology Corp. is not responsible for problems caused by figures or application circuits narrated herein whose related industrial properties belong to third parties.
- 3 Specifications of any HYCON Technology Corp. products detailed or contained herein stipulate the performance, characteristics, and functions of the specified products in the independent state. We does not guarantee of the performance, characteristics, and functions of the specified products as placed in the customer's products or equipment. Constant and sufficient verification and evaluation is highly advised.
- 4 Please note the operating conditions of input voltage, output voltage and load current and ensure the IC internal power consumption does not exceed that of package tolerance. HYCON Technology Corp. assumes no responsibility for equipment failures that resulted from using products at values that exceed, even momentarily, rated values listed in products specifications of HYCON products specified herein.
- 5 Notwithstanding this product has built-in ESD protection circuit, please do not exert excessive static electricity to protection circuit.
- 6 Products specified or contained herein cannot be employed in applications which require extremely high levels of reliability, such as device or equipment affecting the human body, health/medical equipments, security systems, or any apparatus installed in aircrafts and other vehicles.
- 7 Despite the fact that HYCON Technology Corp. endeavors to enhance product quality as well as reliability in every possible way, failure or malfunction of semiconductor products may happen. Hence, users are strongly recommended to comply with safety design including redundancy and fire-precaution equipments to prevent any accidents and fires that may follow.
- 8 \ Use of the information described herein for other purposes and/or reproduction or copying without the permission of HYCON Technology Corp. is strictly prohibited.



1. CHIP OVERVIEW

1.1. Brief introduction

The HY16F3981 is a low-power and high-precision mixed signal micro controller (MCU) with LCD driver (Liquid Crystal Display), and is applicable to perform high-precision measurement and control; besides, the controller can work in a wide voltage range (2.2V-3.6V) and the clock of the controller can be up to 16MHz; further, the controller has a built-in 64kbyte embedded Flash ROM and a 8kbyte SRAM. The HY16F3981 products integrate a high-precision 24-bit ΣΔ A/D converter, Rail-to-Rail OPAMP, 12-bit Resistance Ladder, Hardware RTC; moreover, the HY16F3981 products provide high-performance peripheral interfaces, such as the UART, SPI, I2C, GPIO and built-in power management system, etc., and support low-voltage detection and multiple peripheral interface wake-up functions. The HY16F3981 products are of low voltage, low power, low stand-by current, high integrity and high efficient operation, and support the 32-bit micro controller of the C development platform. Therefore, the HY16F3981 products can provide various resources for designers to design a low-current and low-cost mixed signal processing system.

The analog front-end circuit controller includes a 12-bit resistance ladder, a Rail-to-Rail OPAMP. In particular, 12-bit resistance ladder has monotonicity, which is a step resistor, and the least significant bit (LSB) is close to 200 ohm and the resistor has the low-temperature coefficient. The Rail-to-Rail OPAMP has an input network, which is applicable for the differential analog circuit configuration, such as integrator, current-to-voltage converter, programmable gain amplifier and successive approximation A/D converter.

The 24 bits A/D converter with extremely low noise is embedded. Its maximal output rate is 15KSPS, its ENOB (Effective number of bit) is 21, and its minimal resolvable signal is 1.1uV RMS Noise (Root- Mean- Square). ADC front-end built-in instrumentation amplifier IA, Maximum input magnification up to 256x magnification.



The power management provides selectable analogous regulating voltage, which can serve as reference voltage source or the power supply of a transducer. The working power source of the CPU is also provided by the internal linear stabilized power supply. 64Kbyte embedded Flash ROM can be used to execute programs or store data; the data can be still stored into the Flash ROM even if the Flash ROM is executing a program. A built-in 8kbyte SRAM is provided for the system to use.

The core of the 32-bit high-performance mixed signal micro controller can execute an instruction during each clock cycle, which can be up to 16MIPS (Millions of Instructions per Second) and conform to low power consumption indicator. HYCON Technology provides convenient programming tools for users to write programs by C/C++ language or assembly language in the development platform. The chip has the circuit simulation function and provides a good environment for troubleshooting. The chip can work in 2.2V to 3.6V and -40°C to 85°C.



1.2. Type description table

The bit type description table of the register

Setting type	Description Description	Initial value
-	No Use	
RSV.	Reserve	
X	Unknown	
W	Write	
R	Read	
R0	Only Read 0	
R1	Only Read 1	
W0	Only Write 0	
W1	Only Write 0	
RW-0	Read/ Write	Initial 0
RW-1	Read/ Write	Initial 1
R0W-0	Read 0/ Write	Initial 0
R1W-1	Read 1/ Write	Initial 1
R-X	Read	Initial 1 or 0 Unknown
[]	Register length	
<>	Register value	
ABC[7:0]	ABC register had 0	
	to 7bit	
ABC<111>	ABC register had	
	3bit and value had	
	111 of binary	
ABC<11x>	x : can be	
	neglected, it can be	
	set as 1 or 0	



2. FUNCTION OVERVIEW

2.1. Block diagram




FIG. 2-1 Chip function structure diagram



2.2. CPU core block diagram




FIG. 2-2 CPU core block diagram



3. MEMORY STRUCTURE

3.1. Memory description

The core of the CPU (Central Processing Unit) of HY16F3981 series products is Andes 32-bit CPU. The allocation of the memory addresses of the micro controller is as follows:

0x00000 to 0x01FFF Static random-access memory (SRAM) (8K Byte)

0x40000 to 0x4FFFF SOC Register

0x80000 to 0x81FFF Boot ROM (8K Byte): Support (Timeout Entry)4-WIRE and (CheckPin Entry) 5-WIRE UART interface ROM ISP Bootloader function. The default setting is DISABLE status. User can use HY16F Writer(Or IC programming service) to ENABLE ROM ISP Bootloader function.

0x90000 to 0x9FFFF Main Program Flash ROM (64K Byte)




FIG. 3-1 Memory address allocation diagram



3.2. Memory address

The detailed address allocation of the SOC registers of the micro controller is as follows:

Function module	Description	Base Address
INT	Interrupt control Flag	0x40000
SoC	System control register	0x40100
CLK	Clock system control register	0x40300
PMU	Power management control register	0x40400
MC	Memory controller register	0x40600
PIO	GPIO port control register	0x40800
TMR	Timer register	0x40C00
UART	UART mode control register	0x40E00
SPI	SPI mode control register	0x40F00
I2C	I2C mode control register	0x41000
ADC	Analog-to-Digital module control register	0x41100
IA	instrumentation amplifier control register	0x41600
12-bit		
resistance	Resistance Ladder Module control register	0x41700
ladder		
R2R OPAMP	R2R Operational amplifier control register	0x41900
RTC	Real time clock control register	0x41A00
LCD	LCD driver control register	0x41B00

Table 3-1 SOC registers

Some important registers have MASK bits, as describe in FIG. 3-3. MASK is used to control written-in bits; only when the MASK bit corresponding to the control bit is <1>, the corresponding control bit can be written in, or the written-in operation will be invalid and cannot actually modify the value of the register, as shown in FIG. 3-2.

The total length of a register is 32-bit and most registers have 16 MASK bits. The MASK bits include two 8-bit groups, and each 8-bit group controls corresponding 8 control register bits. According to the content allocation of a register: BIT [31:24] controls BIT [23:16], and BIT [15:8] controls BIT [7:0]. Only when the MASK bit is <1>, the corresponding control bit can be validly written in.

For example, if a user wants to write 101010b in BIT [5:0] and the write value of the register should be: 0011111100101010b, where 00111111b are the MASK bits of BIT [5:0] and can make written-in corresponding control bits valid; and 00101010b are the values written in BIT [5:0].



	INT Base Address + 0x10 (0x40010)								
Symbol		INTPT1 (PT1 Interrupt Control Register)							
Bit	[31:24]	24] [23] [22] [21] [20] [19] [18] [17] [16]							[16]
Name	MASK	PT17IE	PT17IE PT16IE PT15IE PT14IE PT13IE PT12IE PT11IE PT10II						PT10IE
RW	R0W-0				RV	V-0			
Bit	[15:08]	[7]	[7] [6] [5] [4] [3] [2] [1] [0]						
Name	MASK	PT17IF	PT16IF	PT15IF	PT14IF	PT13IF	PT12IF	PT11IF	PT10IF
RW	R0W-0	RW0-0							

FIG. 3-2 Basic structure of register

3.3. Static random-access memory (SRAM)

HY16F3981 has an 8Kbyte SRAM. The initial address is from 0x00000 to 0x01FFF. MCU can select to access one byte, half word or one word. MCU can access one word during each clock cycle.

3.4. Flash ROM

HY16F3981 has a 64Kbyte embedded Flash ROM. The initial value is from 0x90000 to 0x9FFFF. User programmable codes are stored in the Flash ROM. A user needs to use CPU instructions to read and write the Flash ROM if wanting to edit the program codes of the Flash ROM. The user can store data at any positions between the blocks.

3.5. Bus interface unit

Regarding the structure of a bus, the reading and writing of the register are controlled by a 32-bit advanced peripheral bus (APB), which can write in 32-bit data during each clock cycle. In order to prevent from the existing data be covered when writing in new data, the user can use the MASK function to finish the operation.

As described in FIG. 3.3, the original data in BIT[7:0] of the register are 10101010b, and the written-in data are made valid via the MASK bits; when 0000111101010101b are written in BIT[15:0], the result will be 000000001010010b, which means the MASK bit can only be set as 1b and the read value will be 0b; when 0101b are written in BIT[7:4], but the definition of BIT[15:12] is 0000b; therefore, it means the write values of BIT[7:4] are invalid; when 0101b are written in BIT[3:0] and the definition of MASK BIT[11:8] is 1111b; therefore, it means the write values of BIT[3:0] can be valid.






FIG. 3-3 Data flow structure

3.6. Boot ROM

8Kbyte Boot ROM is provided, and the initial value is from 0x80000 to 0x81FFF. The blocks are for boot codes, flash codes and security codes. When the chip is reset, the program timer will start from 0x80000. The software of the Boot ROM includes much information, such as system program protocol, security protocol and the like.

3.7. Embedded debug module (EDM)

The embedded debug module (EDM) is a debug interface which can be used by the chip in the development environment. When the chip has no security protection, the user can transmit instructions to the MCU via EDM interface to read the information of the debug mode. EDM is the bridge of the communication between the chip and the computer The PC USB and the chip EDM are connected via HY16F Mini Link (USB control board) by only using a two-wire protocol interface. EDM can access the control register, general GPR register, SRAM DLM and Flash ROM ILM of a chip.




FIG. 3-4 Chip development connection diagram



4. SOC REGISTER

4.1. Overall description

Manage the operating mode of the system and the reset status of the chip, such as WDT, external reset, under voltage reset, etc.

4.2. Register address

SoC Status Register Address	31	24	23	16	15	8	7	0
SoC Status Base Address + 0x04(0x40104)		-		-	MA:	SK0	RE	G0

⁻Reserved

4.3. Register function

Operate the register SoC 0x40104 [4] can set the operating mode of the system as SLEEP mode/IDLE mode. The user can check the register SoC 0x40104[3] to understand what the current operating mode of the system is.

4.3.1. SOC register

	SoC Status Base Address + 0x04 (0x40104)									
Symbol	SoC Status Register									
Bit	[31:24]						[23:16]			
Name	ICE Configuration						SoC Configuration			
RW	R-0x0F							R-0x1	С	
Bit	[15:8]	[7]	[6]	[5]	[4	4]	[3]	[2]	[1]	[0]
Name	MASK	-	FPRG FCRst ID			OLE FSLP/IDLE FWDog FRST			Frst	FBOR
RW	R0W-0 - RW0-0								RW0-1	

Bit	Name	Des	Description					
		Pow	er Good Flag					
Bit[06]	F _{PRG}	0	Normal					
		1	Power Good has already been triggered before.					
		CPL	CPU Core Reset Flag					
Bit[05]	5] FCRST	0	Normal					
		1	ICP Core has already been triggered before.					
		IDLE Mode Control Bit						
Bit[04]	IDLE	0	Sleep Mode					
		1	IDLE Mode					
		Slee	p/Idle Flag					
Bit[03]	F _{SLP/IDLE}	(Low	v voltage reset or reset circuit reset can reset the bit.)					
		0	Normal					



		1	Sleep Mode or Idle Mode				
		WD	T Flag (Low voltage reset or external reset can clear the bit.)				
Bit[02]	F_{WDT}	0	Normal				
		1	WDT is reset or interrupted.				
		Exte	ernal Reset Flag (Low voltage reset (BOR) can clear the bit.)				
Bit[01]	F _{RST}	0	Normal				
		1	Reset PIN or ICP software reset has occurred.				
		Low	Voltage Reset (BOR) Flag (The bit will be automatically cleared after				
Dit[00]	E	the	voltage of the chip is higher than 1.8V.)				
Bit[00]	F _{BOR}	0	Normal				
		1	Low voltage reset has occurred.				



5. POWER MANAGEMENT

5.1. Overall description

Power management module includes a charge pump regulator, a wide BandGap reference, a narrow BandGap reference, a VDDA LDO, a VDD18 LDO and a reference output buffer. Chip VDD3V can work by only one voltage source between 2.2V and 3.6V. The power system can be classified into three parts: I/O circuit, analog circuit, and digital circuit. The power supply of the I/O circuit is driven by VDD3V. The power supply of the analog circuit is driven by the internal VDDA LDO. Finally, the power supply of the digital circuit is driven by VDD18 LDO.

When the MCU is under IDLE mode, it will use lowest power consumption to perform the memory operation of the register and the SRAM. During the IDLE mode, the wide BandGap reference, BOR and VDD18 LDO are enabled. If the MCU is under the automatic wake-up mode, the low-speed oscillator should be enabled.




FIG. 5-1 Function block diagram



Chip operating voltages VDD3V and VDD18

The operating voltage of the chip is inputted via the pin VDD3V, and the voltage range is 2.2V~3.6V; besides, the pin should be connected to a 10uF ground capacitor, which can make VDD3V become more stable.

The VDD18 LDO output a stable voltage 1.8V via the VDD18 pin and the pin should be connected to a 1uF bypass capacitor.

VDDA voltage

The chip has a voltage regulator circuit LDO: VDDA and the VDDA voltage should be enabled when using ADC. It can have different operating modes and different output voltages. It has four different operating modes; the first mode is to be short-circuited to the VDD3V; and the VDDA is close to the VDD3V during the mode. The second mode is Weak pull down; during the mode, the VDDA is close to the VSS. The third mode is High Z; and it is possible to input the voltage into the VDDA from outside but the inputted voltage should not exceed VDD3V. The four modes is adjustable voltage regulating mode LDO; during the mode, the VDDA can output four different voltages: 2.4V, 2.7V, 3.0V and 3.3V. For better performance, the voltage difference between VDD3V and VDDA. Should be higher than 0.2V and can drive at most 10mA. Additionally, it also needs to be connected to a 1uF bypass capacitor. Note that when connecting a 1uF VDDA to-ground capacitance, stabilization time VDDA at least require more than 0.5ms, when VDDA access a 10uF capacitance to ground, settling time of at least VDDA greater than 1ms.

Low voltage detection circuit (BOR)

The BOR circuit is used to monitor the stability of the power system and the MCU. When the BOR detects the VDD3V and VDD18 are lower the detecting voltage of the BOR, the BOR will be triggered to reset the system and the chip; the chip will work normally until the BOR detects the operating voltage of the chip exceeds the voltage of the BOR.

Reference voltage and common mode voltage (REFO)

When the VDDA is higher than 2.4V, the analog circuit can work. However, the analog circuit needs the current offset and the reference voltage. Therefore, the BandGap reference voltage should be enabled before the analog circuit is enabled; the BandGap reference voltage can be enabled by setting the register PMU [4] (ENBGR) as 1. Only after the BandGap reference voltage is enabled, the common mode voltage (REFO) can effectively output 1.2V.

It is necessary to provide a common mode voltage (REFO) for the ADC to enable it. If the user wants to use the internal power supply, the ACMS should be set as 1; if the user wants to the external power supply, the ACMS should be set as 0 to output a common mode voltage (REFO). The user will need to use a reference voltage to drive the external



circuit; therefore, the ENRFO should be set as 1 to output the common mode voltage to the pin; besides, the REFO is the BandGap reference voltage with buffer. The output voltage of the REFO pin is about 1.2V and has +/-1mA push-pull driving ability. It can drive a 22~1000nF big capacitor load. If the external REFO voltage output is used, the common mode voltage for the ADC can be provided by an external power supply; in this case, the ACMS can be set as 0 to save more power. Note that when a 0.1uF REFO access to ground capacitance, REFO stabilization time at least more than 0.1ms.


LVD low voltage detection:

Low voltage detection provides a settable low voltage detection function for operating voltage VDD3V, VLCD voltage external input voltage LVDIN. The LVD reference voltage source is selectable BOR or BGR(Band Gap reference voltage). When the input voltage is external voltage LVDIN, the low voltage detection point set LVDS must be set to 0000b, then the low voltage detection point is 1.2V, that is BOR or BGR actual voltage; when the input voltage is VDD3V or VLCD, the low voltage detection point LVDS setting range is 0001b~1111b (2.0V ~ 3.4V).

Setup process:

- (1) Select the input voltage, if the external voltage input (LVDIN) is not required to set the register, or through the LVDVS settings select VDD3V or VLCD.
- (2) Select the reference voltage and select V12_BOR or V12_BGR through the LVD12 setting.
- (3) Set the low voltage detection point. If select the external voltage input (LVDIN), LVDS is set to 0000b. If select the VDD3V or VLCD, set LVDS low voltage detection point 0001b~1111b (2.0V ~ 3.4V).
- (4) Enable low voltage comparator ENLVD, start low voltage detection.





The following table shows the voltage sources for all modules.

Block name	Voltage source	Block name	Voltage
			Source
32-bit CPU Core	VDD18	Timer A/B/C PWM	VDD18
08KB SRAM	VDD18	GPIO Port	VDD3V
64KB Flash ROM	VDD3V/ VDD18	24-bit SD ADC	VDDA
Clock System	VDD18	12-bit Resistance ladder	VDDA
Watch Dog Timer	VDD18	Rail-to-Rail OPAMP	VDDA
Hardware RTC	VDD18		
BOR	VDD3V/ VDD18		
Band Gap/Reference	VDDA		
Hardware EUART	VDD18/VDD3V		
32-bit Hardware SPI	VDD18/VDD3V		
Hardware I2C	VDD18/VDD3V		

Table 5-1 Chip Power supply distribution



5.2. Register address

Power Management Register Address	31	24	23	16	15	8	7	0
PMU Base Address + 0x00 (0x40400)	MA	SK1	R	EG1	MA:	SK0	RE	G0
PMU Base Address + 0x08 (0x40408)		Rsv		REG3	MA:	SK0	RE	G2

5.3. Register function

Power management registers (PMU)

		, ,								
	Power Management Base Address + 0X00 (0X40400)									
Symbol		PMU0 (PMU Control Register 0)								
Bit	[31:24]	[23:20]	[19	:18]		[17:16]				
Name	MASK	-	VD	AS		ENVA				
RW	R0W-0			RW-0						
Bit	[15:08]	[7:5]	[4]	[3]	[2]	[1]	[0]			
Name	MASK	-	- ENBGR ACMS Rsv ENRFO VDD				VDDLP			
RW	R0W-0			RW-0						

Bit	Name	Desc	cription
		VDD	A output voltage selection
		00	VDDA =2.4V
Bit[19~18]	VDAS	01	VDDA =2.7V
		10	VDDA =3.0V
		11	VDDA =3.3V @ VDD >=3.5V
		VDD	A LDO voltage source configuration for controlling
		The	output voltage range of the VDDA.
		00	High impedance (High Z)
Bit[17~16]	ENVA		Internally short-circuited to the VDD3V;
DIL[17~10]	ENVA	01	the output of the VDDA is close to the VDD3V
		10	Weak pull down; the output of the VDDA is close to the VSS.
			VDDA LDO; the output of the VDDA can be adjusted
		11	, which is decided by the VDAS.
		Band	d Gap voltage enablement control
Bit[04]	ENBGR	0	Disable
		1	Enable
		ADC	analog ground input source selection
Bit[03]	ACMS	0	External analog ground
		1	Internal analog ground (used with the ADC)
		Com	mon mode voltage (REFO) enablement control
Bit[01]	ENRFO	0	Disable
		1	Enable



VDD18 LDO low-power control								
Bit[00]	VDDLP	0 Normal (the bit should be set as 0 after the SLEEP mode)						
		1	Low-power					

Power management registers PMU1

	Power Management Base Address + 0x08 (0x40408)										
Symbol	PMU1 (PMU Control Register 1)										
Bit		[31:17]	-			[16]					
Name	Rsv										
RW		R-0				R-X					
Bit	[15:08]	[7:4]	[3]	[2]	[1]	[0]					
Name	MASK LVDS Rsv LVD12 LVDVS F										
RW	R0W-0	RW-0	R-0		RW-0						

Bit	Name	Descri	ption
			LVD Output
Bit[16]	LVDO	0	When negative voltage > Positive voltage, LVDO=0
		1	When Positive voltage > negative voltage, LVDO=1
		LVDS	positive terminal voltage
			1.2V,LVDIN, with PT3.4 external voltage source input, set LVDS =
		0000	0h
		0001	2.0V
		0010	
			2.2V
		0100	2.3V
		0101	2.4V
Bit[7~4]	LVDS	0110	2.5V
וויין דיין		0111	2.6V
		1000	2.7V
		1001	2.8V
		1010	2.9V
		1011	3.0V
		1100	3.1V
		1101	3.2V
		1110	3.3V
		1111	3.4V
		LVD ne	egative voltage source
Bit[02]	LVD12	0	V12_BOR
		1	V12_BGR(form bandgap output, precise)
		LVD P	ositive voltage source
Bit[01]	LVDVS	0	VDD3V
		1	VLCD
		LVD E	nable
Bit[00]	ENLVD	0	Disable
		1	Enable



6. CLOCK SYSTEM

6.1. Overall description

The clock control system provides the clocks for the whole chip, including the system clocks (CPU clock, APB clock) and all peripheral operating clocks (timer, communication interface, RTC, analog circuit, etc.) Each function module has a clock switch controller, clock source selection and frequency divider. Under the SLEEP mode, the controller always closes the external crystal oscillators, internal crystal oscillators and system clocks to minimize the system power consumption.

The operating clock sources include the external crystal oscillators, internal HAO and LPO oscillators; with the frequency divider, the frequency sources of the CPU and the peripheral devices can be flexibly allocated and managed to adjust the power consumption of the chip in order to save the energy.

6.1.1. External oscillators

There are two external oscillators, including the high-speed crystal oscillator (HSXT) and the low-speed crystal oscillator (LSXT). The chip has two independent input pins for the external high-speed crystal oscillator and low-speed crystal oscillator; thus, the user can connect the two external oscillators to the chip at the same time. The external oscillator should be connected to a resistor in parallel, or the crystal oscillator will not work even if it is soldered at the pin; besides, the crystal oscillator is connected to two 0~20pF ground capacitors and the capacitance of each capacitor is subject to the parasitic capacitor caused by the layout of the PCB.

The parallel resistor between the pins of the oscillator and the capacitor C2/C1 parameters of each pin of the oscillator will vary with the frequency, brand of the external crystal oscillator and the layout of the PCB. The following table lists suggested allocation of the R1/C1/C2 parameters and the frequency sources for your reference. In the absence of special circumstances, it can also be capacitive default.

Туре	Symbol	External	crystal osci	Instruction execution status			
		Frequency	R1/Ω	C1	C2	Sleep	Idle
		requericy	1 (1/22	5	02	mode	mode
Low-speed	LSXT	32768Hz	10M	10pF	10pF	Stop	Available
oscillator	LOXI	327 001 12	TOIVI	τορι	ΙΟΡΙ	σιορ	Available
High-speed	HSXT	2~16MHz	1M	10pF	10pF	Stop	Available
oscillator				•	•	•	

6-1 Suggest external crystal oscillator configuration

Note: The external oscillator pin capacitance (C1 / C2 parameters) can be in accordance with the actual PCB board layout with a different crystal as the case may choose to adjust



the capacitance value of the size, it is recommended in the range of 0 ~ 20pF. Using an external crystal oscillator parameter Note:

- (01) when using 16MHz, chip operating voltage must be greater than 3.0V.
- (02) The external crystal shock 4MHz / 8MHz stabilization time is about 30ms.
- (03) External 32768Hz crystal shock stabilization time is about 1.3s.
- (04) After Sleep instruction execution, external crystal earthquake shock all stops.
- (05) When External crystal oscillator parameter, note that the pin input / output configuration, the use shall not be required to set the configuration pin internal pullup resistor, in order to avoid abnormal operation. And the external resistor R1 must not default. (06) To use an external oscillator (HSXT), recommended to choose the MCU clock / 2, can reduce the oscillator frequency source interference, and strengthen anti-jamming capability.

6.1.2. Internal crystal oscillators HAO and LPO

The HAO is an external high-speed RC oscillator of the chip and its typical output frequency is 2MHz/4MHz/10MHz/16MHz; besides, it has several features, such as quick start, high anti-interference and low power consumption, etc. The output frequency of the HAO is adjustable; therefore, the user can adjust the output frequency of the HAO by software.

Matter needing attentions of using internal crystal oscillators:

- The operating voltage of the chip should be kept high when using the 16MHz HAO.
- The output frequency of the HAO can be adjusted by modifying the register HAOTR 0x40304[7:0] Example: When set HAO work at 2MHz, if the actual output is only 1.99MHz, it can be controlled by adjusting the position HAOTR [7:0] to adjust the frequency of the output, HAOTR default is 0x80, adjustments can be increased up HAO actual operating frequency.
- The default oscillator of the chip is the internal 2MHz HAO; the user can modify the default settings register 0x40300[4:3] to change the output frequencies of other HAOs.
- The stabilization time of the 4MHz HAO is about 0.5ms;
- After the SLEEP instruction is executed, all HAO oscillators will stop and enter the SLEEP mode.
- From Sleep mode to wake up time of about 1024 * HAO + 2048 * LPO = <64ms.
 Note: If you meet the above description wake-up time, it should be before entering Sleep Mode, CPU frequency source is selected as HAO.
- After the IDLE instruction is executed, all HAO oscillators will not stop, but the CPU will enter the IDLE mode.
- From Idle Mode to wake-up time of about 500 cycles, when using a preset HAO = CPU Clock when 2MHz, wake-up time is about 250us.



The LPO is the internal low-speed RC oscillator of the chip; its output frequency is 35 kHz and has low power consumption; it will immediately start after the chip is power-on or wakened; besides, it cannot be enabled; in other words, the LPO will keep working during the whole operation process of the chip.

The stabilization time of the LPO is about 510us and it is the only operating clock source of the WDT.

- After the SLEEP instruction is executed, all LPO oscillators will stop.
- After the IDLE instruction is executed, all LPO oscillators will not stop, but the CPU will
 enter the IDLE mode.
- From Idle Mode to wake-up time of about 500 cycles, when the CPU Clock using a preset LPO = 35 kHz, wake-up time of about 14ms.

Typical output frequencies of the HAO and LPO are as shown in following Table 6-2.

Symbol	Frequency	Frequenc	cy source con	Instruction execution status		
Syllibol	rrequericy				Sia	ilus
		ENHAO[1]	HAO[1:0]	CKHS[1]	Sleep	ldle
	2MHz	1	00B	0	Stop	Workable
HAO	4MHz	1	01B	0	Stop	Workable
ПАО	10MHz	1	1 10B		Stop	Workable
	16MHz	1	1 11B		Stop	Workable
LPO	35KHz	Start after the chip is		CKLS=0	Stop	Oscillate
	JUNITZ	powe	er-on	UNLO=0	SiOp	Oscillate

Table 6-2 internal crystal oscillator configuration



HAO calibration method:

Chip HAO will have about +/- 10% error range, If the user wants a more accurate HAO operating frequency, the HYCON C library can be calibrated (DrvCLOCK_CalibrateHAO this function), This function can be set to control the HAO oscillation frequency error within the range of +/- 2%, Detailed HAO frequency specifications, refer to the document DS-HY16F3981_EN Note.

-function

void DrvCLOCK_CalibrateHAO (short int uMHz)

- Function

HAO calibration function; Note To correspond with the selected HAO frequency use; setting register 0x40304 [7: 0] value

-Input parameters

uMHz [in] pending correction of HAO frequency mode selection

0: Correction 2MHz; 1: Correction 4MHz; 2: Correction 10MHz; 3: Correction 16MHz;



6.1.3. CPU and external peripheral operating frequency sources configuration

Both of the external and internal crystal oscillators can provide the frequency sources for the CPU and the frequency sources will be provided for the CPU after passing the frequency dividers. The chip can determine the frequency source of the CPU is the HS_CK or LS_CK via the frequency selector MCUCKS [1] and perform the frequency division via the frequency divider ENMCD [1]. Thus, there are multiple operating frequency modes for the CPU to select from to determine the instruction cycle of the chip.

Similarly, the external peripheral operating frequency sources are also provided by the external, internal crystal oscillators and the HS_CK or LS_CK passing the frequency dividers; or the frequency sources can be directly provided by the crystal oscillators, such as the WDT. As the external peripheral operating frequency configuration may vary with the different operations, please refer to the following figure for more information.




Table 6-1 CPU operating frequency source configuration diagram






Table 6-2 External peripheral operating frequency configuration diagram

6.2. Register address

Clock Register Address	31 24	23 16	15 8	7 0	
CLK Base Address + 0x00 (0x40300)	-	-	MASK0	REG0	
CLK Base Address + 0x04 (0x40304)	-	-	-	HAOTR	
CLK Base Address + 0x08 (0x40308)	MASK1 REG1		MASK2	REG2	
CLK Base Address + 0x0C (0x4030C)	MASK3	REG3	MASK4	REG4	
CLK Base Address + 0x10 (0x40310)	MASK5	REG5	MASK6	REG6	
CLK Base Address + 0x14 (0x40314)	-	-	MASK7	REG7	

-Reserved



6.3. Register function

6.3.1. Clock system register CLKCR0

	Clock Base Address + 0x00 (0x40300)											
Symbol		CLK0 (Clock Control Register 0)										
Bit		[31:16]										
Name		RSV(Reserved)										
RW				R-0								
Bit	[15:8]	[7]	[6]	[5]	[4:3]	[2]	[1]	[0]				
Name	MASK	OHS_HS	CKLS	CKHS	HAO	ENOLS	ENOHS	ENHAO				
RW	R0W-0			RV	V-0			RW-1				

Bit	Name	Description					
	OHS_HS	Exter	External oscillator mode selection				
Bit[7]		0	HSXT<4MHz				
		1	HSXT>4MHz				
		Chip	low-speed frequency source selection				
Bit[6]	CKLS	0	Internal low-speed oscillator (OSC_LSRC)				
		1	External low-speed oscillator (OSC_LSXT)				
		Chip high-speed frequency source selection					
Bit[5]	CKHS	0	External low-speed oscillator (OSC_HSRC)				
		1	External high-speed oscillator (OSC_HSXT)				
		Internal high-speed oscillator mode configuration					
	НАО	[00]	2MHz				
Bit[4~3]		[01]	4MHz				
		[10]	10MHz				
		[11]	16MHz				
	ENOLS	Exter	nal low-speed oscillator enablement control				
Bit[02]		0	Disable				
		1	Enable				
	ENOHS	Exter	nal high-speed oscillator enablement control				
Bit[01]		0	Disable				
		1	Enable				
	ENHAO	Internal high-speed oscillator enablement control					
Bit[00]		0	Disable				
		1	Enable				



Precautions:

HS_CK, LS_CK clock source foolproof control:

When using CKHS (or CKLS) switch to the HS_CK (or LS_CK) clock source, it judges the corresponding oscillator Enable or Disable. If it is Disable, it will not perform switching clock source.

Precautions:

HS_CK, LS_CK clock source foolproof closed:

If user would like to disable one of the oscillator, have to switch HS_CK (or LS_CK) to another one enabling oscillator. In order to avoid the system no clock source that cause system crash.

Precautions:

Disable high-speed oscillator foolproof control:

Two sets of high-speed oscillators can be disabled at the same time, but user needs to switch the CPU Core to low-speed clock source. Otherwise, user cannot disable the two sets of high-speed oscillators at the same time.



6.3.2. Clock system register CLKCR1

Clock Base Address + 0x04 (0x40304)						
Symbol	CLK1 (Clock Control Register 1)					
Bit	[31	:16]				
Name	Res	erved				
RW	R	R-0				
Bit	[15:8]	[7:0]				
Name	Reserved	HAOTR				
RW	R-0	RW-80H				

Bit	Name	Description			
		Inter	Internal high-speed oscillator calibration control register		
Bit[7:0]	HAOTR	0	Set 0		
		1	Set 1		

1*LSB.Step = 0.125%

0000_0000 is the lowest speed.

1000_0000 is the default speed.

1111_1111 is the higher speed.

Description: HAO frequency correction, Use the HYCON C library

DrvCLOCK_CalibrateHAO this function, The Trim value of the HAO is written to the

HAOTR register to control the HAO frequency error within +/- 2%

6.3.3. Clock system register CLKCR2

	Clock Base Address + 0x08 (0x40308)							
Symbol	CLKCR2 (Clock Control Register 2)							
Bit	[31:24]	[23:22]	[21]	[20]	[19]		[18:16	i]
Name	MASK	RTCKS	TUCKS	ENUD	Rsv	UACD		
RW	R0W-0	RW-0	RW	/- 0	R-0	RW-0		
Bit	[15:08]	[7:6]	[5:	4]	[3	3:2] [1] [0]		[0]
Name	MASK	TBCKS	TBCD TACKS ENMCD MCUC			MCUCKS		
RW	R0W-0	RW-0						

Bit	Name	Description			
	RTCKS	RTC clock source control			
		00 Disable			
Bit[23~22]		01 Disable			
		10 LSXT(LSXT to be enabled, otherwise regarded as Disable)			
		11 LPO			
Di+[04]	TUCKS	EUART clock source selection			
Bit[21]		0 HSXT: External high-speed oscillator			



		HSRC: Internal high-speed oscillator
		EUART clock source enablement control
Bit[20]	ENUD	0 Disable
	LINOD	1 Enable
		EUART clock source frequency divider configuration
		0000 EUART clock source/ 1
		0001 EUART clock source/ 2
		0010 EUART clock source/ 4
Bit[18~16]	UACD	0011 EUART clock source/ 8
	07.02	0100 EUART clock source/ 16
		0101 EUART clock source/ 32
		0110 EUART clock source/ 64
		0111 EUART clock source/ 128
		Timer B,C clock source selection
		00 Disable
Bit[7~6]	TBCKS	01 HS_CK
		10 HS_CB
		11 LS_CK
		Timer B,C clock source frequency divider configuration
	TBCD	00 TBCK/1
Bit[5~4]		01 TBCK/2
		10 TBCK/4
		11 TBCK/8
	TACKS	Timer A clock source selection, the frequency divider is fixed to 1/32
		0 Disable
Bit[3~2]		1 HS CK
Dit[3~2]		HS_CB (If the MCU to HAO as the clock source, TMA to HSXT
		2 as the clock, and vice versa)
		3 LS_CK
	ENMCD	MCU input clock frequency setting
Bit[01]		0 MCU Clock/1
		1 MCU Clock/2
	MCUCKS	MCU input clock source selection
Bit[00]		·
Dit[OO]		1 LS_CK
		I LO_UN

6.3.4. Clock system register CLKCR3

	Clock Base Address + 0x0C (0x4030C)							
Symbol		CLKCR3 (Clock Control Register 3)						
Bit	[31:24]	[31:24] [23:21] [20] [19:16]						
Name	MASK	-	IOCKS	IOCD				
RW	R0W-0	-	RW-0					
Bit	[15:08]	[7]	[6:4] [3] [2:0]			[2:0]		
Name	MASK	-	ADCD ENSD		ENSD	SPCD		
RW	R0W-0	R-0	RW-0					



Bit	Name	Description			
Dit	Name	GPIO input clock source selection			
Bit[20]	IOCKS	0 HS_CK			
		1	LS_CK		
		GPIO clo	ock frequency divider configuration		
		0000	Disable		
		0001	GPIO clock source/ 1		
		0010	GPIO clock source/ 2		
		0011	GPIO clock source/ 4		
		0100	GPIO clock source/ 8		
		0101	GPIO clock source/ 16		
		0110	GPIO clock source/ 32		
Bit[19~16]	IOCD	0111	GPIO clock source/ 64		
		1000	GPIO clock source/ 128		
		1001	GPIO clock source/ 256		
		1010	GPIO clock source/ 512		
		1011	GPIO clock source/ 1024		
		1100	GPIO clock source/ 2048		
		1101	GPIO clock source/ 4096		
		1110	GPIO clock source/ 8192		
		1111	GPIO clock source/ 16384		
	ADCD	ADC clo	ck frequency divider configuration		
		000	Disable		
		001	Reserved		
		010	~HS_CK / 4		
Bit[6~4]		011	~HS_CK / 8		
		100	~HS_CK / 16		
		101	~HS_CK / 32		
		110	~HS_CK / 64		
		111	~HS_CK / 128		
Bit[3]	ENSD	SPI clock switch			
		0	Disable		
		1	Enable		
	SPCD	SPI clock frequency divider configuration			
Bit[2~0]		000	Reserved		
Dit[2 0]		001	SPI clock source/ 2		
		010	SPI clock source/ 4		



01	1 S	SPI clock source/ 8
100	00 S	SPI clock source/ 32
10	1 S	PI clock source/ 128
110	0 S	PI clock source/ 512
111	1 S	PI clock source/ 2048

Note: Suggest user to set ADC clock working on the 1MHz

EX: HS_CK=4MHz, ADCD working frequency as HS_CK/4=1MHz

6.3.5. Clock system register CLKCR4

Clock Base Address + 0x10 (0x40310)									
Symbol	CLKCR4 (Clock Control Register 4)								
Bit	[31:24]	[23:22]	[21]	[20]	[19]	[18:16]			
Name	MASK	LCDCPD UT2CKS ENU2D			-	UA2CD			
RW	R0W-0		RW-0		-	RW-0			
Bit	[15:08]	[7]	[6:	4]	[3:1]	[0]			
Name	MASK	-	LCDO		LCDE	LCKS			
RW	R0W-0	-	RW-0						

Bit	Name	Des	scription							
		LCI	_CD charge pump regulator clock source selection							
		0	LS_CK / 1 or HS_CK/8 (LCKS determines LS_CK or HS_CK)							
Bit[23~22]	LCDCPD	1	LS_CK / 2 or HS_CK/16 (LCKS determines LS_CK or HS_CK)							
		2	LS_CK / 4 or HS_CK/32 (LCKS determines LS_CK or HS_CK)							
		3	LS_CK / 4 or HS_CK/32 (LCKS determines LS_CK or HS_CK)							
		UA	RT2 clock source selection							
Bit[21]	UT2CKS	0	HSXT: External high-speed oscillator							
		1	HSRC: Internal high-speed oscillator							
		UA	JART2 clock source enablement control							
Bit[20]	ENUD2D	0	Disable							
		1	Enable							
		UART2 clock source frequency divider configuration								
		0	UART2 clock source/ 1							
		1	UART2 clock source/ 2							
		2	UART2 clock source/ 4							
Bit[18~16]	UA2CD	3	UART2 clock source/ 8							
		4	UART2 clock source/ 16							
		5	UART2 clock source/ 32							
		6	UART2 clock source/ 64							
		7	UART2 clock source/ 128							



		LC	D clock source 2-stage frequency divider configuration
		0	LCD clock source/ 1
		1	LCD clock source/ 3
		2	LCD clock source/ 5
Bit[6~4]	LCDO	3	LCD clock source/ 7
		4	LCD clock source/ 9
		5	LCD clock source/ 11
		6	LCD clock source/ 13
		7	LCD clock source/ 15
		LC	D clock source 1-stage frequency divider configuration
		0	Disable
		1	LCD clock source/ 1
		2	LCD clock source/ 2
Bit[3~1]	LCDE	3	LCD clock source/ 4
		4	LCD clock source/ 8
		5	LCD clock source/ 16
		6	LCD clock source/ 32
		7	Disable
		LC	D clock source selection
Bit[0]	LCKS	0	LS_CK(always÷8)
		1	HS_CK(always÷64)



6.3.6. Clock system register CLKCR5

	Clock Base Address + 0x014 (0x40314)										
Symbol	nbol CLKCR5 (Clock Control Register 4)										
Bit	[31:16]										
名稱	Reserved										
RW	R-	0									
Bit	[15:8]	[7:6]	[3:0]								
名稱	MASK	TB2CKS	-								
RW	R0W-0	RW-0 -									

Bit	Name	Desc	Description				
		Time	r B2 clock source selection				
Bit[7~6]		0	Disable				
	TM2CKS	1	HS_CK				
		2	HS_CB				
		3	LS_CK				
		Time	r B2 clock source frequency divider configuration				
		0	Timer B2 clock source/ 1				
Bit[5~4]	TM2CD	1	Timer B2 clock source/ 2				
		2	Timer B2 clock source/ 4				
		3	Timer B2 clock source/ 8				



7. INTERRUPT CONTROL SYSTEM

7.1. Overall description

Interrupt vectors and interrupt priority description:

The interrupt module includes the interrupt startup controller, interrupt enable controller and interrupt event flag register to manage the overall interrupt service, such as communication interrupt, timer interrupt, ADC interrupt, and IO external interrupt. The chip provides 9-stage interrupt source and also provides 4-stage interrupt vector priorities, including HW0, HW1...HW9 (from high priority to low priority). The interrupt service is composed of the interrupt event flag (INTF), interrupt event service intelligent startup (INTE), interrupt general control GIE and vector addresses HW0~HW9. When the interrupt event occurs and the interrupt event service is enabled, the program counter PC will turn to the interrupt service vector addresses HW0~HW9 of the program memory at the next instruction cycle to execute the interrupt service program.




FIG. 7-1 Interrupt service structure diagram

Interrupt Vector Address	Vector	Interrupt Function
INT Base Address + 0X00 (I2C/UART/SPI interface)	HWO	void HW0_ISR(void)
INT Base Address + 0X04 (Timer ABC /WDT/ HW RTC)	HW1	void HW1_ISR(void)
INT Base Address + 0X08 (ADC)	HW2	void HW2_ISR(void)
INT Base Address + 0X0C (OPA)	HW9	void HW9_ISR(void)
INT Base Address + 0X10 (PT3)	HW4	void HW4_ISR(void)
INT Base Address + 0X14 (PT2)	HW5	void HW5_ISR(void)
INT Base Address + 0X18 (UART2)	HW7	void HW7_ISR(void)
INT Base Address + 0X1C (TMB2)	HW8	void HW8_ISR(void)

NOTE: INT HW6 belong SW INT

Interrupt group HW0 ~ HW9 has priority can be set to provide four kinds of priority level (0-3).

- 0: Priority level to the highest level
- 1: priority level to the second highest level
- 2: a lower level of priority level
- 3: The priority level is the lowest level

Preset HW0 ~ HW9 are set to level 0 (priority level is the highest level).

When the priority levels are set at the same time, the priority for the HW0> HW1> HW2 ...>



HW9.

for example:

HW0 priority setting to level 1, HW1 priority level 0, when the two interrupts occur simultaneously, then set the relationship because of the priority level, first enter HW1 interrupted. If you set HW0 priority to level 0, HW1 priority for level 0, when the two interrupts occur simultaneously, then the two set the same interrupt level though, but will give priority to enter HW0 interrupt.

Detail operation description:

The user can set the corresponding interrupt enable bit to be 1 or clear the bit 0 to enable or disable the corresponding interrupt function. The interrupt function can be enabled by setting the corresponding interrupt enable bit to be 1.

After the interrupt event takes place, the interrupt flag will be generated; the user can clear the flag to cancel the interrupt request.

It is necessary to set the global interrupt enable bit GIE=1, or any interrupt cannot be enabled.

The interrupt vector priority will be determined when multiple interrupt requests take place at the same time; the interrupt vector with high priority should be replied first.

During the execution of the interrupt vector service program, the high-level interrupt vector can terminate the current interrupt service to execute the high-level interrupt service; the high-level interrupt request can be executed only after the current interrupt vector service is finished.

After the interrupt service program is finished, it will automatically return to the program address where the interrupt occurred and continuously execute the program. Note that when the program enters the interrupt vector services, GIE will automatically be set to 0, so it is necessary to first GIE is set to 1, to meet the conditions of service set up high-level interrupt to enter the high-level interrupt service routine, when the advanced interrupt service executed, the program will Back to the original interrupt service program, continue down the implementation program

7.2. Register address

Interrupt Register Address	31 24	23 16	15 8	7 0	
INT Base Address + 0x00 (INTCOM) (0x40000)	MASK0	REG0	MASK1	REG1	
INT Base Address + 0x04 (INTTMR) (0x40004)	MASK2	REG2	MASK3	REG3	
INT Base Address + 0x08 (INTADC) (0x40008)	MASK4	REG4	MASK5	REG5	
INT Base Address + 0x0C (INTOPA) (0x4000C)	MASK6	REG6	MASK7	REG7	
INT Base Address + 0x10 (INTPT3) (0x40010)	MASK8	REG8	MASK9	REG9	
INT Base Address + 0x14 (INTPT2) (0x40014)	MASK10	REG10	MASK11	REG11	
INT Base Address + 0x18 (INTUART2) (0x40018)	MASK12	REG12	MASK13	REG13	
INT Base Address + 0x1C (INTTMB2) (0x4001C)	MASK14	REG14	MASK15	REG15	



7.3. Register function

7.3.1. Interrupt control register INTCOM

	INT Base Address + 0X00 (0X40000)													
Symbol		INTCOM (Interrupt Control Register 0)												
Bit	[31:24]							[23:22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK							-	12CEIE	12CIE	UTxIE	URxIE	STxIE	SRxIE
RW	R0W-0							-	RW-0					
Bit	[15:14]	[13]	[12]	[11]	[10]	[09]	[08]	[07:06]	[05]	[04]	[03]	[02]	[01]	[00]
Nome				MASK					IOOFIE	10015			OT 15	00.15
Name	-	I2CEIR	I2CIR	UTxIR	URxIR	STxIR	SRxIR	-	I2CEIF	IZCIF	UIXIF	UKXIF	SIXIF	SKXIF
RW	R-0						-		•	RW	0-0	•	•	

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit15~8 are general registers.)

general registers.)								
Bit	Name	Des	Description					
		I2C	error interrupt enable control					
Bit[21]	I2CEIE	0	Disable					
		1	Enable					
		I2C	I2C interrupt enable control					
Bit[20]	I2CIE	0	Disable					
		1	Enable					
		UAF	RT transmits (TX) interrupt enable control					
Bit[19]	UTxIE	0	Disable					
		1	Enable					
		UAF	RT receives (RX) interrupt enable control					
Bit[18]	URxIE	0	Disable					
		1	Enable					
		SPI	transmits (TX) interrupt enable control					
Bit[17]	STxIE	0	Disable					
		1	Enable					
		SPI	receives (RX) interrupt enable control					
Bit[16]	SRxIE	0	Disable					
		1	Enable					
		I2C	interrupt error request					
Bit[13]	I2CEIR	0	Normal					
		1	Interrupt					
		I2C	interrupt request					
Bit[12]	I2CIR	0	Normal					
		1	Interrupt					



		UAF	RT Tx interrupt request			
Bit[11]	UTxIR	0	Normal			
		1	Interrupt			
		UAF	RT Rx interrupt request			
Bit[10]	URxIR	0	Normal			
		1	Interrupt			
		SPI	Tx interrupt request			
Bit[9]	STxIR	0	Normal			
		1	Interrupt			
		SPI	Rx interrupt request			
Bit[8]	SRxIR	0	Normal			
		1	Interrupt			
		I2C	error interrupt flag (level-trigger)			
Bit[05]	I2CEIF	0	Normal			
		1	I2C error takes place and interrupt occurs			
		I2C	interrupt flag (level-trigger)			
Bit[04]	I2CIF	0	Normal			
		1	I2C interrupt occurs			
		UART transmits (TX) interrupt flag (level-trigger)				
Bit[03]	UTxIF	0	Normal			
		1	UART transmission (TX) interrupt occurs.			
		UAF	RT receives (RX) interrupt flag (level-trigger)			
Bit[02]	URxIF	0	Normal			
		1	UART receives (RX) interrupt occurs.			
		SPI	transmission (TX) interrupt flag (level-trigger)			
Bit[01]	STxIF	0	Normal			
		1	SPI transmission (TX) interrupt occurs.			
		SPI	reception (RX) interrupt flag (level-trigger)			
Bit[00]	SRxIF	0	Normal			
		1	SPI reception (RX) interrupt occurs.			



7.3.2. Interrupt control register INTTMR

	INT Base Address + 0x04 (0x40004)												
Symbol	INTTMR (Interrupt Control Register 1)												
Bit	[31:24]	[23:22]	[21]	[20]	[19]	[18]	[17]	[16]					
Name	MASK	-	RTCIE	WDTIE	TMC1IE	TMC0IE	TMBIE	TMAIE					
RW	R0W-0	-	RW-0										
Bit	[15:14] [13] [12] [11] [10] [9] [8]	[7:6]	[5]	[4]	[3]	[2]	[1]	[0]					
	MASK		DTCIE	WDTIE	TMC11E	TMC0IF	TMDIE	TNANIE					
Name	- RTCIR WDTIR TMC1IR TMC0IR TMBIR TMAIR	-	KICIF	WDTIF	TIVICTIF	TIVICUIF	INDIF	IIVIAIF					
RW	R0W-0	-	RW0-0										

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit15~8 are general registers)

Bit	Name	Des	cription			
		Rea	I-time clock RTC interrupt enable control			
Bit[21]	RTCIE	0	Disable			
		1	Enable			
		WD	Γ interrupt enable control			
Bit[20]	WDTIE	0	Disable			
		1	Enable			
		TMC	C1 interrupt enable control			
Bit[19]	TMC1IE	0	Disable			
		1	Enable			
		TMC	0 interrupt enable control			
Bit[18]	TMC0IE	0	Disable			
		1	Enable			
		Timer TMB interrupt enable control				
Bit[17]	TMBIE	0	Disable			
		1	Enable			
		Time	er TMA interrupt enable control			
Bit[16]	TMAIE	0	Disable			
		1	Enable			
		RTC	interrupt request			
Bit[13]	RTCIR	0	Disable			
		1	Enable			
		WD	Γ interrupt request			
Bit[12]	WDTIR	0	Normal			
		1	Enable			
Bit[11]	TMC1IR	Time	er C channel 1 interrupt request			
Dit[11]	I IMC1IR	0	Normal			



		1	Enable
		Time	er C channel 0 interrupt request
Bit[10]	TMC0IR	0	Normal
		1	Enable
		ТМЕ	3 interrupt request
Bit[9]	TMBIR	0	Normal
		1	Enable
		TMA	interrupt request
Bit[8]	TMAIR	0	Normal
		1	Enable
		Rea	l-time clock RTC interrupt flag
Bit[05]	RTCIF	0	Normal
		1	Real-time clock RTC interrupt occurs.
		WD	Γ interrupt flag
Bit[04]	WDTIF	0	Normal
		1	WDT interrupt occurs.
		TMC	C1 interrupt flag
Bit[03]	TMC1IF	0	Normal
		1	TMC1 interrupt occurs.
		TMC	C0 interrupt flag
Bit[02]	TMC0IF	0	Normal
		1	TMC0 interrupt occurs
Bit[01]			er TMB interrupt flag
	TMBIF	0	Normal
		1	Timer TMB interrupt occurs
			er TMA interrupt flag
Bit[00]	TMAIF	0	Normal
		1	Timer TMA interrupt occurs.



7.3.3. Interrupt control register INTADC

	INT Base Address + 0x08 (0x40008)							
Symbol		INTADC (Interrupt Control Register 2)						
Bit	[31:	:24]	[23:17]	[16]				
Name	MA	SK	Rsv	ADCIE				
RW	R0\	W-0	R-0	RW-0				
Bit	[15:9]	[8]	[07:01]	[00]				
Name	Rsv	ADCIR	Rsv	ADCIF				
RW	R	-0	R-0	R-0				

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit 8 is general register.)

Bit	Name	Des	Description				
		ADC converter interrupt enable control					
Bit[16]	ADCIE	0	Disable				
		1	Enable				
		ADC interrupt request					
Bit[08]	ADCIR	0	Normal				
			Interrupt				
	ADC converter interrupt flag						
Bit[00]	Bit[00] ADCIF		Normal, ADIF is automatically cleared when ADO (0x41108) is read				
		1	ADC converter interrupt occurs.				

7.3.4. Interrupt control register INTOPA

INT Base Address + 0x0C (0x4000C)						
Symbol	INTOPA (Interrupt Control Register 3)					
Bit	[31:24]		[23:17]	[16]		
Name	MASK		Rsv	OPOIE		
RW	R0W-0		R-0	RW-0		
Bit	[15:09] [08]		[07:01]	[00]		
	MASK		Pov	OPOIF		
Name	Rsv	OPOIR	Rsv	OFOIF		
RW	R-0		R-0	RW0-0		

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit 9~8 is general register.)

Bit	Name	Description
Bit[16]	OPOIE	Low noise OPA output (OPO) interrupt enable control
םונן וסן	OPOIE	0 Disable



		1	Enable
		Low	Noise Operational Amplifier Output (OPO) interrupt request
Bit[08]	OPOIR	0	Normal
		1	Interrupt
		Low	Noise Operational Amplifier Output (OPO) Interrupt Flag
D:4[00]	Bit[00] OPOIF	0	Normal
Bit[00]			Low noise OPA output (OPO) is interrupted
		1	(First clear the IP after the Status, then clear the Flag)

7.3.5. Interrupt control register INTPT3

	INT Base Address + 0x10 (0x40010)								
Symbol			INTPT:	3 (Interru	pt Contro	l Registe	er 4)		
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	PT37IE	PT36IE	PT35IE	PT34IE	PT13IE	PT32IE	PT31IE	PT30IE
RW	R0W-0				RV	V-0			
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	MASK								
Name	PT3 IR	PT37IF	PT36IF	PT35IF	PT34IF	PT33IF	PT32IF	PT31IF	PT30IF
RW	R-0		RW0-0						

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit15~8 are general registers.)

Bit	Name	Desc	Description					
		PT37	PT37IE external interrupt enable control					
Bit[23]	PT37IE	0	Disable					
		1	Enable					
		PT36	SIE external interrupt enable control					
Bit[22]	PT36IE	0	Disable					
		1	Enable					
		PT35IE external interrupt enable control						
Bit[21]	PT35IE	0	Disable					
		1	Enable					
		PT3	IE external interrupt enable control					
Bit[20]	PT34IE	0	Disable					
		1	Enable					
		PT33IE external interrupt enable control						
Bit[19]	PT33IE	0	Disable					
		1	Enable					
Bit[18]	PT32IE	PT32	2IE external interrupt enable control					



		0 Disable
		1 272 2
D:([4.7]	DTOALE	PT31IE external interrupt enable control
Bit[17]	PT31IE	0 Disable
		1 Enable
		PT30IE external interrupt enable control
Bit[16]	PT30IE	0 Disable
		1 Enable
		PT3 Bit7-0 interrupt request
Bit[15:8]	PT3 IR	0 Normal
		1 interrupt
		PT37 external interrupt flag
Bit[07]	PT37IF	0 Normal
		1 PT37 external interrupt occurs
		PT36 external interrupt flag
Bit[06]	PT36IF	0 Normal
		1 PT36 external interrupt occurs
		PT35 external interrupt flag
Bit[05]	PT35IF	0 Normal
		1 PT35 external interrupt occurs
		PT34 external interrupt flag
Bit[04]	PT34IF	0 Normal
		1 PT34 external interrupt occurs
		PT33 external interrupt flag
Bit[03]	PT33IF	0 Normal
		1 PT33 external interrupt occurs
		PT32 external interrupt flag
Bit[02]	PT32IF	0 Normal
		1 PT32 external interrupt occurs
		PT31 external interrupt flag
Bit[01]	PT31IF	0 Normal
		1 PT31 external interrupt occurs
		PT30 external interrupt flag
Bit[00]	PT30IF	0 Normal
Dit[OO]	FISUIF	PT30 external interrupt occurs
		1 130 external interrupt occurs



7.3.6. Interrupt control register INTPT2

	INT Base Address + 0x14 (0x40014)								
Symbol			INTPT:	2 (Interru	pt Contro	l Registe	er 5)		
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	PT27IE	PT26IE	PT25IE	PT24IE	PT23IE	PT22IE	PT21IE	PT20IE
RW	R0W-0				RV	V-0			
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	MASK								
Name	PT2 IR	PT27IF	PT26IF	PT25IF	PT24IF	PT23IF	PT22IF	PT21IF	PT20IF
RW	R0W-0				RW	' 0-0			

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit15~8 are general registers.)

Bit Name Description PT27 external interrupt enable control Bit[23] PT27IE 0 Disable 1 Enable PT26 external interrupt enable control Bit[22] PT26IE 0 Disable 1 Enable PT25 external interrupt enable control Bit[21] PT25IE 0 Disable 1 Enable PT24 external interrupt enable control Bit[20] PT24IE 0 Disable 1 Enable PT23 external interrupt enable control Bit[19] PT23IE 0 Disable 1 Enable PT23 external interrupt enable control PT23 external interrupt enable control		J /						
Bit[23]	Bit	Name	Description					
Bit[22]			PT27 external interrupt enable control					
Bit[22] PT26IE PT26IE 0 Disable 1 Enable PT25 external interrupt enable control 0 Disable 1 Enable PT24 external interrupt enable control Bit[20] PT24IE 0 Disable 1 Enable PT24 external interrupt enable control 0 Disable 1 Enable PT23 external interrupt enable control Disable 1 Enable PT23 external interrupt enable control Disable 1 Enable PT22 external interrupt enable control	Bit[23]	PT27IE	0 Disable					
Bit[22] PT26IE 0 Disable 1 Enable PT25 external interrupt enable control 0 Disable 1 Enable PT24 external interrupt enable control Bit[20] PT24IE 0 Disable 1 Enable PT23 external interrupt enable control Bit[19] PT23IE 0 Disable 1 Enable PT23 external interrupt enable control Disable 1 Enable PT22 external interrupt enable control			1 Enable					
Bit[21] PT25IE PT25 external interrupt enable control O Disable 1 Enable PT24 external interrupt enable control Bit[20] PT24IE O Disable 1 Enable PT23 external interrupt enable control Bit[19] PT23IE O Disable 1 Enable PT23 external interrupt enable control O Disable 1 Enable PT24 external interrupt enable control O Disable 1 Enable PT25 external interrupt enable control			PT26 external interrupt enable control					
Bit[21] PT25IE Disable 1 Enable Bit[20] PT24IE Disable 1 Enable PT24 external interrupt enable control Disable 1 Enable PT23 external interrupt enable control Disable 1 Enable PT23 external interrupt enable control Disable 1 Enable PT22 external interrupt enable control	Bit[22]	PT26IE	0 Disable					
Bit[21] PT25IE 0 Disable 1 Enable PT24 external interrupt enable control 0 Disable 1 Enable PT23 external interrupt enable control Bit[19] PT23IE 0 Disable 1 Enable PT22 external interrupt enable control PT22 external interrupt enable control			1 Enable					
Bit[20] PT24 external interrupt enable control Disable Enable PT23 external interrupt enable control Disable PT23 external interrupt enable control Disable Enable PT22 external interrupt enable control			PT25 external interrupt enable control					
Bit[20] PT24 external interrupt enable control 0 Disable 1 Enable PT23 external interrupt enable control Bit[19] PT23IE 0 Disable 1 Enable PT22 external interrupt enable control	Bit[21]	PT25IE	0 Disable					
Bit[20] PT24IE 0 Disable 1 Enable PT23 external interrupt enable control Bit[19] PT23IE 0 Disable 1 Enable PT22 external interrupt enable control			1 Enable					
1 Enable PT23 external interrupt enable control Bit[19] PT23IE 0 Disable 1 Enable PT22 external interrupt enable control			PT24 external interrupt enable control					
Bit[19] PT23 external interrupt enable control 0 Disable 1 Enable PT22 external interrupt enable control	Bit[20]	PT24IE	0 Disable					
Bit[19] PT23IE 0 Disable 1 Enable PT22 external interrupt enable control			1 Enable					
1 Enable PT22 external interrupt enable control			PT23 external interrupt enable control					
PT22 external interrupt enable control	Bit[19]	PT23IE	0 Disable					
			1 Enable					
Distant DT22IE 0 Disable			PT22 external interrupt enable control					
	Bit[18]	PT22IE	0 Disable					
1 Enable			1 Enable					
PT21 external interrupt enable control			PT21 external interrupt enable control					
Bit[17] PT21IE 0 Disable	Bit[17]	PT21IE	0 Disable					
1 Enable			1 Enable					
PT20 external interrupt enable control			PT20 external interrupt enable control					
Bit[16] PT20IE 0 Disable	Bit[16]	PT20IE	0 Disable					
1 Enable			1 Enable					
Bit[15:8] PT2 IR PT2 Bit 7-0 interrupt request	Bit[15:8]	PT2 IR	PT2 Bit 7-0 interrupt request					



		0	Normal				
		1	interrupt				
		PT27 external interrupt flag					
Bit[07]	PT27IF	0 Normal					
Dit[O7]	F 12711	-	1.15111151				
		1	PT27 external interrupt occurs				
Division	DECOLE	_	26 external interrupt flag				
Bit[06]	PT26IF	0	Normal				
		1	PT26 external interrupt occurs				
		PT	25 external interrupt flag				
Bit[05]	PT25IF	0	Normal				
		1	PT25 external interrupt occurs				
		PT24 external interrupt flag					
Bit[04]	PT24IF	0	Normal				
		1	PT24 external interrupt occurs				
		РТ	23 external interrupt flag				
Bit[03]	PT23IF	0	Normal				
		1	PT23 external interrupt occurs				
		РТ	22 external interrupt flag				
Bit[02]	PT22IF	0	Normal				
		1	PT22 external interrupt occurs				
		РТ	21 external interrupt flag				
Bit[01]	PT21IF	0	Normal				
		1	PT21 external interrupt occurs				
		PT	20 external interrupt flag				
Bit[00]	PT20IF	0	Normal				
	. 12011	1	PT20 external interrupt occurs				
		'	1 120 CATCHIAI IIITETTUPI OCCUIS				



7.3.7. Interrupt control register INTUART2

	INT Base Address + 0x18 (0x40018)								
Symbol		INTUART2 (Interrupt Control Register 6)							
Bit		[31:	24]		[23:20]	[19]	[18]	[17:16]	
Name		MA	SK		-	U2TxIE	U2RxIE	-	
RW		R0V	V-0		-	RV	-		
Bit	[15:12]	[11]	[10]	[9:8]	[7:4]	[3]	[2]	[1:0]	
		MA	SK			U2TxIF	U2RxIF		
Name	- U2TxIR U2RxIR -			-	UZIXIF	UZKXIF	-		
RW		R-	.0		-	RV	V-0		

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit11~10 are general registers.)

J. J 35	re general registers.)					
Bit	Name	Des	cription			
		UAR	T2 transmits (TX) interrupt enable control.			
Bit[19]	U2TxIE	0	Disable			
		1	Enable			
		UAR	T2 receives (RX) interrupt enable control.			
Bit[18]	U2RxIE	0	Disable			
		1	Enable			
		UAR	TTx interrupt request			
Bit[11]	U2TxIR	0	Normal			
		1	Interrupt			
		UAR	RT Rx interrupt request			
Bit[10]	U2RxIR	0	Normal			
		1	Interrupt			
		UAR	RT transmits (TX) interrupt flag (level-trigger).			
Bit[03]	U2TxIF	0	Normal			
		1	UART transmission (TX) interrupt occurs.			
		UAR	RT receives (RX) interrupt flag (level-trigger).			
Bit[02]	U2RxIF	0	Normal			
		1	UART reception (RX) interrupt occurs.			



7.3.8. Interrupt control register INTTMB2

INT Base Address + 0x1C (0x4001C)									
Symbol		INTTMB2 (Interrupt Control Register 7)							
Bit	[31:24] [23:18] [17]								
Name		MASK		-	TMB2IE	-			
RW		R0W-0		-	RW-0	-			
Bit	[15:10]	[9]	[8]	[7:2]	[1]	[0]			
		MASK			TMB2IF				
Name	-	TMB2IR	-	_	IIVIDZIF	_			
RW		R-0		-	RW-0				

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit9 is general register.)

Bit	Name	Desc	escription				
		Time	Fimer B2 interrupt enable control				
Bit[17]	TMB2IE	0	Disable				
		1	Enable				
		Time	er B2 interrupt request				
Bit[9]	TMB2IR	0	Normal				
		1	Interrupt				
	TMB2IF				Time	er B2 interrupt flag (level-trigger)	
Bit[1]		0	Normal				
		1	TMB2 transmission interrupt occurs.				



8. WATCH DOG TIMER (WDT)

8.1. Overall description

The watch dog timer (WDT) is, as the name implies, the watcher of the chip, and its main function is to generate the wake-up event or execute basic reset function after the chip crashes accidentally.

Active mode

The WDT overflows and then generate the reset signal to reset the chip.

The WDT can be cleared by using software.

Sleep mode

The WDT is disabled, and cannot work.

Idle mode

The WDT overflows and then generate the interrupt event to wake up the chip.




FIG. 8-1 WDT block diagram

8.1.1. WDT operating instruction

Setting the frequency divider WDTP 0x40108 [2:0] can determine the operating frequency and the overflow value of the WDT. After the WDT overflows, the WDT reset signal or interrupt event can be generated. The control bit WDNMI 0x40108[6] determines the reset signal or the interrupt request signal will be generated after the WDT overflows; if 0 is written in the bit, the WDT will generate the interrupt request signal. Please refer to the chapter about the interrupt control chapter for more information about the interrupt mode. The WDT can start up only when the chip is in operation; the WDT can start up by setting



the control bit ENWDT 0x40108 [4] as <1>. It is necessary to enable the global interrupt control bit GIE before enabling the interrupt function.

The operating frequency source of the WDT is LSRC; therefore, the calculation of the theoretical values of the operating frequency and the overflow value of the WDT is as follows:

LSRC is the frequency of the internal low-speed RC oscillator; and WDTP is the frequency divider ;

Assuming that LSRC=33.9 KHz and WDTP=32768, the operating frequency of the WDT is: 33900Hz/256/WDT_PS (32768) =0.00404Hz

8.2. Register address

SoC Register Address	31	24	23	15	14	8	7	0
SoC Base Address + 0x08(0x40108)		TO1	WD	TO0	MAS	SK0	RE	G0



8.3. Register function

8.3.1. WDT register WDTCR

	SoC Base Address + 0x08 (0x40108)								
Symbol		WDTCR (WDT Control Register)							
Bit	[31]		[30:16]						
Name	-		WDTO						
RW	-				R-0				
Bit	[15]	[14:8]	[7]	[6]	[5]	[4]	[3]	[2:0]	
Name	WDTO	Mask	-	WDNMI	CLRWDT	ENWDT	-	WDTP	
RW	R-0	R0W-0	-	RW1-0	RW-0	RW1-0	-	RW-7	

Bit	Name	Desc	cription
		coun	ter register of WDT
Bit[30~15]	WDTO	0	Set 0
		1	Set 1
		WDT	interrupt operating mode selection
Bit[06]	WDNMI	0	Timer mode
Dit[OO]	VVDINIVII	1	Reset Mode (As long as the Reset Mode is set,
		<u>'</u>	the Timer Mode cannot be switched)
		WDT	reset control
Bit[05]	CLRWDT	0	Disable
		1	Enable
		WDT	enable control
Bit[04]	ENWDT	0	Disable
		1	Enable(As long as the setting is on, it will not turn off)
		WDT	overflow value configuration
		000	0: WCLK / 2
		001	1 : WCLK / 8
		010	2 : WCLK / 32
Bit[2~0]	WDTP	011	3 : WCLK / 128
		100	4 : WCLK / 512
		101	5 : WCLK / 2048
		110	6 : WCLK / 8192
		111	7 : WCLK / 32768

Note: After WDT Reset, the PC counter will jump to 0x80000 ROM area. It is no executing register initialization.

BOR Reset: H.W. IP & register initialization -> Jump to 0x80000 ROM area

WDT Reset: Jump to 0x80000 ROM area.



9. TIMER A

9.1. Overall description

Timer A is a 16-bit up counter and can be operated in active mode, idle mode, and wait mode. It can be used to generate different output frequencies.

Main features:

Up counter

16-stage overflow values are available to be selected.

Overflow generates an interrupt event.

The values of the counter can be read.

Initial configuration of Timer A (TMA):

TMA is a 16-bit up counter. Its input clock source is the TACK and it will perform the counting according to each rising edge of the TACK and the frequency of the input clock source is controlled by the clock system management module. The function of the TMA can be enabled or disabled by setting the control bit ENTA 0x40C00 [5] as 1 or 0.

The overflow value of the TMA can be adjusted by the frequency divider TAS 0x40C00 [3:0]; the user can change the overflow value by modifying the value of the frequency divider TAS to generate the counting values with different frequencies. The control bit TACLR 0x40C00[4] is set as 1 but the TMA is reset and the counter register becomes 0; after the counter register is cleared, the control bit TACLR will automatically become 0.

After the TMA overflows, the interrupt request will be generated and the TMA interrupt flag TMAIF 0x40004[0] will be set as <1>; if the TMA interrupt function is enabled and the global interrupt control bit is set as `, the chip will enter the TMA interrupt service event in response to the TMA interrupt request. The TMA interrupt request can be cancelled by clearing the TMA interrupt flag; in this way, the chip will not reply the TMA interrupt. Note, TMAIF although interrupt flag may be set to <0>, but TMA after counting overflows, as it will interrupt occurs, the interrupt flag TMAIF this time or will automatically be set to <1> Under the IDLE mode, the TMA interrupt can be used to wake up the chip. Under the SLEEP mode, the TMA interrupt is not available.

The TMA has a 16-stage frequency dividing configuration, which allows the TMA to have a wide counting range;

The calculation of the overflow value of the TMA is as follows:

TAR[15:0]=1/(TACK/32/TAS[3:0]) (Equation 9-1)

The TACK is the input clock source of the TMA and the TAS [3:0] is the frequency dividing value;



Assuming the TMA selects the LS_CK, and the LS_CK is from the LPO; then TACK=35 KHz, TAS [3:0] =1001B=/1024 and the theoretical value of the overflow value of the Timer A:35000Hz/32/TAS (1024)=35000Hz/32/1024=1.068Hz




FIG. 9-1 Timer A block diagram

9.2. Register address

TMA Register Address	31	24	23	16	15	8	7	0
TMA Base Address + 0x00(0x40C00)		AR1	TM	AR0	MA:	SK0	RE	G0



9.3. Register function

9.3.1. Timer A register TMACR

	TMA Base Address + 0X00 (0X40C00)								
Symbol	TMACR(TMA Control Register)								
Bit		[31:16]							
Name		TMAR							
RW			R-0						
Bit	[15:8]	[07:06]	[05]	[04]	[03:00]				
Name	MASK	-	ENTA TACLR TI		TMAS				
RW	R0W-0	-	RW-0 RW-0XF						

Bit	Name	Descri	Description					
		Timer	A Counter counting value					
Bit[31-16]	TMAR	TAR[31:16] are the counting values of the 16-bit Timer A,						
		And th	e output value can be MSB to LSB.					
		Enable	e the Timer A					
Bit[5]	ENTA	0	0 Disable					
		1	Enable					
		Clear	the counting value of the Timer A					
Bit[4]	TACLR	0	Normal					
		1	Clear (After the bit is cleared, the bit will automatically become 0).					
		Timer	A frequency divider configuration					
		0000	Timer A clock/2					
		0001	Timer A clock/4					
		0010	Timer A clock/8					
		0011	Timer A clock/16					
		0100	Timer A clock/32					
		0101	Timer A clock/64					
		0110	Timer A clock/128					
Bit[3~0]	TMAS	0111	Timer A clock/256					
		1000	Timer A clock/512					
		1001	Timer A clock/1024					
		1010	Timer A clock/2048					
		1011	Timer A clock/4096					
		1100	Timer A clock/8192					
		1101	Timer A clock/16384					
		1110	Timer A clock/32768					
		1111	Timer A clock/65536					



10. TIMER B

10.1. Overall description

The Timer B is a 16-bit counter, which can be used to perform time counting, time controlling, clock generating and time delaying, etc. It will generate the interrupt signal when the counting flow takes place, and the program can read the current counting value of the TMB; besides, the TMB can be also used to generate the waveform of the PWM. It can be operated under the Active mode, idle mode and the Wait mode.

The 16-bit counter register of the Timer B can be separated into two independent 8-bit counter registers; thus, the TMB has four counting methods:

16-bit up counting method, which can generate the interrupt signal;

16-bit counting method; it will increase to the overflow value and then decrease to 0, which can generate the interrupt signal;

Two independent 8-bit up counting methods; the low 8-bit counter overflows and then the high 8-bit counter is automatically added by 1, which can generate the interrupt signal;

Moreover, the TMB has three counter overflow controller: TBC0, TBC1 and TBC2. TMB can also serve as the PWM waveform generator, which can provide two PWM waveforms PWM0/PWM1; and each has multiple operation modes and can satisfy different PWM output requirements; the operation modes are as follows:

PWMA /PWMB /PWMC /PWMD /PWME /PWMF /PWMG






FIG. 10-1 Timer B block diagram



10.1.1. Timer mode

The Timer B is a 16-bit up counter, which can be used to generate the PWM waveforms. It can be used to perform the time counting, time controlling, clock generating, etc., and can generate the interrupt signal when the counter overflow takes place. The TMB can be operated under the Operation mode, idle mode and the Wait mode.

It has four different counting methods, and can generate the counting values with different frequencies:

- (1)16-bit up counting method, which can generate the interrupt signal.
- (2)16-bit counting method; it will increase to the overflow value and then decrease to 0, which can generate the interrupt signal.
- (3)Two independent 8-bit up counting methods; the maximum count value 0xFF, can generate an interrupt signal.
- (4) The low 8-bit counter overflows and then the high 8-bit counter are automatically added by 1, which can generate the interrupt signal.

It has three different counting-trigger signal sources, which can be applied to count different events:

- (1)Continuous counting method is always enabled;
- (2) The OP amplifier outputs (OPOD) high-potential trigger.
- (3) The Timer C outputs (CPI1) high-potential trigger.

The operating clock source of the TMB is HS_CK or LS_CK, which will pass through the frequency divider to generate the frequency source TBCLK to provide the operating frequency for the TMB. It provides the setting frequency divider TBCD 0x40308 [5:4], which can set different counting cycles for the TMB. The clock source of the TMB can be set at the clock system control module.

TMBR: 16-bit timer/counter registers

The TMBR is a 16-bit timer/counter register, which can be separated into two independent 8-bit timer/counter registers in order to satisfy the four different counting methods of the TMB. The TMBR will crease or decrease at each rising edge of the TBCLK; under different counting methods, the TMBR will increase or decrease according to different conditions. TMBR can be automatically cleared by setting the control bit TBRST [1] as <1> and the control bit TBRST will automatically become 0 after the TMBR is cleared. The program can also read the current counting value of the TMBR for other purposes. The TBEN is the enable control signal of the TMB. If the bit is set as 1, the counting function of the TMB will be enabled; if the bit is set as 0, the counting function of the TMB will be disabled.



The TBEBS [1:0] is the counting-trigger signal source controller; the controller can provide four different counting-trigger signal sources.

TBM [3:2] is the counting method controller of the TMB; the controller can provide four different counting methods.

TMB as the timing counter operation initialization settings:

- (1) Select the clock source is HS_CK TMB work or LS_CK (control bit TBCKS 0x40308 [7:6]), and do clock divider set and open source movement
- (2) Select the count mode, set the register control bits TBM 0x40C04 [3: 2]
- (3) Select the trigger count source, set the control bit register TBEBS 0x40C04 [1: 0], as the timer can be set to <00>, which is always enabled, continuous counting;
- (4) Set the timer count overflow value, setting register control bits TBC0 0x40C0C [15: 0];
- (5) Set the register 0x40C04 [4] = 1, i.e. control bit TBRST set <1>, clearing the count register;
- (6) Set register 0x40C04 [5] = 1, i.e. control bit TBEN is set to <1>, enable TMB.
- (7) TMB start counting after TMB count overflows, it will generate an interrupt request, TMB interrupt flag register TMBIF 0X40004 [1] is set to <1>, if open TMB interrupt function, that register control bits TMBIE0X40004 [17] is set to <1>, and the global interrupt control bit (GIE) has been set to <1>, the chip will be in response to an interrupt request to enter TMB TMB interrupt service events. TMB interrupt flag is cleared, an interrupt request to cancel the TMB, when they do not respond to the wafer TMB interruption.
- (8) Note, TMBIF although interrupt flag may be set to <0>, but TMB after the count overflows, as it will interrupt occurs, the interrupt flag TMBIF this time or will automatically be set to <1>. In standby mode, TMB interrupt can be used to wake up. In sleep mode, TMB interrupts unavailable.

The calculation of the theoretical overflow value of the Timer B:

```
T = TBC0*1 / TBCLK; TBCLK=HS_CK (or LS_CK) / TBCD; (Equation 10-1)
Then
```

T=TBC0*TBCD / HS_CK (or LS_CK); (Equation 10-2)

The TMB has four different counting methods, and different counting method have different overflow conditions, which will be specified later.

TMB counting method 0

When register TBM 0x40C04 [3:2] =00b, the register control bit TMBR 0x40C08 [15:0] serves as a 16-bit up counter. Under the mode, the TMBR will be automatically added by 1 at each rising edge of the TBCLK; if the counting value of the TMBR is higher than Register control bits 0x40C0C TBC0 [15: 0], the TMBR will become 0 at the next rising edge and the



timer interrupt flag TBCLK is set as <1>;(as 0X40004[1] =1) if the interrupt function of the TMB and the global interrupt function are enabled, the chip will reply the TMB interrupt. Then, the TMBR will restart the up counting. The schematic view of the counting waveform of the mode is as shown in the follow figure.

The counting cycle calculation method of the TMB under the mode: T=TBC0*TBCD / HS_CK (or LS_CK)




FIG. 10-2 Schematic view of counting waveform of counting method 0

TMB counting method 1

When TBM 0x40C04 [3:2] =01b, the TMB will perform incremental counting and then perform decrement counting; the TMBR is a 16-bit counter. After enabled, the TMB will perform incremental counting, and the TMBR will automatically be added 1 at each rising edge of the TBCLK. When the TMBR is equal to TBC0, the TMBR will be changed to downward mode, but the interrupt flag TMBIF is still 0; at the next rising edge of the TBCLK, the TMBR will be changed to perform decrement counting; the interrupt request will take place until the TMBR is decreased to 0 and the interrupt flag TMBIF is set as <1>, and then the TMBR will start to perform incremental counting at the next rising edge of the TBCLK. The above process will be kept repeating. The schematic view of the counting waveform of the mode is as shown in the following figure.

In the mode, the calculation method of the counting cycle of the TMB is: T=2*TBC0*TBCD / HS_CK (or LS_CK)






FIG. 10-3 Schematic view of counting waveform of counting method 1

TMB counting method 2

When TBM 0x40C04 [3:2] =10b, the TMB will perform incremental counting, but the TMBR is separated into two independent 8-bit counters: TMBR [15:8] and TMBR [7:0]. Besides, the two independent 8-bit counters perform incremental counting at the same time. The overflow value of the TMBR [15:8] is controlled by the TBC0 [15:8] and the overflow value of the TMBR [7:0] is controlled by TBC0 [7:0]. The two counters will be automatically added by 1 at each rising edge of the TBCLK. If the TMBR [15:8] is equal to the TBC0 [15:8], the TMBR [15:8] will become 0 at the next rising edge of the TBCLK but the interrupt flag TMBIF is still 0; if the TMBR [7:0] is equal to TBC0 [7:0], TMBR [7:0] will become 0 at the next rising edge of the TBCLK and the interrupt flag TMBIF will be set as <1>. At this time, if the TMB interrupt function and the global interrupt enable function are enabled, the chip will reply to the TMB interrupt. Under the mode, the interrupt request is controlled by the counter TMBR [7:0]; therefore, during the mode, please pay attention to set the value of the TBC0 [7:0] in order to control the TMB interrupt vector. The schematic view of the counting waveform of the mode is as shown in the following figure. In the mode, the calculation method of the counting cycle of the interrupt method of the mode is: T=TBC0 [7:0]*TBCD / HS_CK (or LS_CK);






FIG. 10-4 Schematic view of counting waveform of counting method 2

TMB counting method 3

When TBM 0x40C04 [3:2] =11b, the TMB will perform incremental counting, and the TMBR is separated into two counters: TMBR [15:8] and TMBR [7:0]; and both of them are under incremental counting mode. The overflow value of the TMBR [7:0] is controlled by the TBC0 [7:0] and the overflow value of the TMBR [7:0] is controlled by TBC0 [7:0]. TMBR [7:0] will be automatically added by 1 at each rising edge of the TBCLK; if the TMBR [7:0] is equal to the TBC0 [7:0], the TMBR will become 0 at the next rising edge of the TBCLK; besides the TMBIF will become 1 and the TMBR [15:8] will be automatically added by 1. At this time, if the TMB interrupt function and the global interrupt enable function are enabled, the chip will reply to the TMB interrupt. The schematic view of the counting waveform of the mode is as shown in the following figure.

In the mode, the calculation method of the counting cycle of the interrupt method of the mode is: T=TBC0 [7:0]*TBCD / HS_CK (or LS_CK);






FIG. 10-5 Schematic view of counting waveform of counting method 3



10.1.2. PWM function mode

When the timer B works under the PWM mode, the combinations of the different counting methods and different PWM mode selectors can generate different PWM waveforms. The chip has only two PWMs: PWM0/PWM1, which can be simply considered two PWM waveform generators; the combinations of the different counting methods and different PWM operating modes can generate many kinds of PWM waveforms. The chip provides many output pins for the output of the PWM, and each PWM waveform generator is corresponding to 8 output IO ports; therefore, the usage and output of the PWM is very flexible. However, the TMB is necessary for the function; that is to say, the TMB should be enabled to set the counting cycle of the TMB.

Each of the PWM waveform generators (PWM0/PWM1) has many operating modes: PWMA, PWMB, PWMC, PWMD, PWME, PWMF and PWMG. The operating modes of the PWM0 and PWM1 can be changed by setting the control bits O0MD 0x40C04 [18:16] and 0x40C04 [22:20]. The phase of the output waveform of the PWM can be changed by setting the control bits O1PMR 0x40C04 [23] and O0PMR 0x40C04 [19]. The user can check the current operating mode of the PWM 0x40C08 [21:16] via the PWM operating mode flag register; if the flag is 1, it means the operating mode is enabled. The TBC1 0x40C10 [15:0]/TBC2 0x40C10 [31:16] are the duty cycle controller of the PWM0/PWM1 respectively; the duty cycles of the PWMs can be changed by setting the values of the TBC1/TBC2.

The chip provides 4 output IOs for each PWM, and the corresponding pins are distributed over the PT2; the selection and enablement of the output pins of the PWM1 and PWM0 are controlled by the controllers PTPW 0x40840[4:2], PTPW1E 0x40840[1] and PTTPW0E 0x40840[0]. The output and disablement of the PWMs can be controlled by the enablement and disablement of the output pins of the PWMs. If the user wants to completely disable the PWMs, it is necessary to disable the output pins of the TMB and the PWMs.

PWM initialize operation description:

- (1) Select the operating mode and PWM duty cycle, the output waveform phase, namely setting register 0x40C04 control bit O0MD / O0PMR, O1MD / O1PMR, write timer counter overflow value to register 0x40C10 control bit TBC1 / TBC2.
- (2) The IO control output enable and off, can control the PWM output on and off, if you want to completely shut down PWM, you must shut down TMB.
- (3) By the control bit register 0x40840 PTPW, PTPW1E, PTPW0E control PWM1, select PWM0 output pin and open.
- (4) Select the clock source is HS_CK TMB work or LS_CK (control bit TBCKS 0x40308 [7:6]), and do clock divider set and open source movement.

HY16F3981 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 64 KB Flash 4X32~6X30 LCD Driver



- (5) Select the count mode, set the register control bits TBM 0x40C04 [3: 2].
- (6) Select the trigger count source, set the control bit register TBEBS 0x40C04 [1: 0], as the timer can be set to 00b, that is always enabled, continuous counting.
- (7) Set the timer count overflow value, setting register control bits TBC0 0x40C0C [15: 0].
- (8) Set the register 0x40C04 [4] = 1, i.e. control bit TBRST set <1>, the count register is cleared.
- (9) Set register 0x40C04 [5] = 1, namely TBEN control bit is set to <1>, enable TMB.

The waveform of the PWM is generated by the combination of the TMBR, TBC0, TBC1 and TBC2; and there are 7 kinds of operating modes; thus, the operating conditions of the operating modes are different from each other. The 7 operating modes will be respectively specified later. The usage conditions and the controls of the two independent PWMs: PWMO0 and PWMO1; therefore, they will not be specified separately.



PWMA mode

The PWMA mode is a 16-bit PWM; the counting value of the TMBR is compared with the TBC1 and the waveform period of the PWM is controlled by the TBC0.

PWM output state controlled conditions:

PWM period:

PWM Period = TMBR[15:0]*TBCD / HS_CK(or LS_CK);

PWMA frequency and duty cycle formula:

$$PWMA Frequency = \frac{TBCK}{TBC0[15:0]+1}$$

$$PWMA Duty Cycle = \frac{(TBC0[15:0]+1) - TBC1[15:0]}{TBC0[15:0]+1}$$






FIG.10-6 Waveform schematic view and counting waveform schematic view of PWM mode A



PWMB mode

The PWMB mode is a 16-bit PWM; the counting value of the TMBR is compared with the TBC2 and the waveform period of the PWM is controlled by the TBC0.

PWM output state controlled conditions:

PWM period:

PWM Period = TMBR [15:0]*TBCD / HS_CK (or LS_CK);

PWMB frequency and duty cycle formula:

$$PWMB Frequency = \frac{TBCK}{TBC0[15:0]+1}$$

$$PWMB Duty Cycle = \frac{(TBC0[15:0]+1) - TBC2[15:0]}{TBC0[15:0]+1}$$






FIG.10-7 Waveform schematic view and counting waveform schematic view of PWM mode B



PWMC mode

The PWMC mode is an 8-bit PWM; the counting value of the TMBR is compared with the TBC1 [7:0] and many PWM waveforms appear within the period of the TBC0.

PWM output status control conditions:

PWM = 1, when TMBR
$$[7:0] >= TBC1$$
 $[7:0]$.
PWM = 0, when TMBR $[7:0] < TBC1$ $[7:0]$.

PWM period:

PWM Period = TMBR [7:0]*TBCD / HS_CK (or LS_CK);

PWMC frequency and duty cycle formula:

$$PWMC Frequency = \frac{TBCK}{TBC0[7:0]+1}$$

$$PWMC Duty Cycle = \frac{(TBC0[7:0]+1) - TBC1[7:0]}{TBC0[7:0]+1}$$






FIG.10-8 Waveform schematic view and counting waveform schematic view of PWM mode C



PWMD mode

The PWMD mode is an 8-bit PWM; the counting value of the TMBR is compared with the TBC2 [7:0] and many PWM waveforms appear within the period of the TBC0.

PWM output status control conditions:

PWM period:

PWM Period = TMBR [15:8]*TBCD / HS_CK (or LS_CK);

PWMD frequency and duty cycle formula:

$$PWMD \ Frequency = \frac{TBCK}{TBC0[15:8]+1}$$

$$PWMD \ Duty \ Cycle = \frac{(TBC0[15:8]+1) - TBC2[7:0]}{TBC0[15:8]+1}$$






FIG.10-9 Waveform schematic view and counting waveform schematic view of PWM mode D



PWME waveform (8+8-bit PWM)

Set the TMB counter as the 8+8-bit mode and select the PWME as the output waveform of the PWM; then the 8+8bit PWM output is acquired.

The 8+8-bit PWM is composed of the control registers TMBR[7:0], TMBR[15:8], TBC0[7:0], TBC1[7:0] and TBC2[7:0], etc., and the internal digital circuits, where the TMBR[7:0] is the accumulating counter, the TBC0[7:0] is the PWM frequency controller and when the counting of the TMBR[7:0] reaches the TBC0[7:0], the TMBR[15:8] will be added by 1; the TBC1[7:0] is the PWM duty cycle controller and the TBC2[7:0] is 8+8-bit PWM duty cycle adjuster.

(**The following waveform description is under the conditions that the O1PMR or O0PMR is set as <0> and outputs inversely)

The configuration and description of the 8+8-bit PWM duty cycle adjuster TBC2 [7:0] are as shown in the follow table.

Configuration				TB	C2[7:0)]		
Weighted quantity	01h	02h	04h	08h	10h	20h	40h	80h
PWM duty cycle fine adjustment	1/2	1/4	1/8	1/16	1/32	1/64	1/128	1/256
Description	TMB overflows 2 times; 1 is N+1, and 1 is N	TMB overflows 4 times; 3 are N, and 1 is N+1	TMB overflows 8 times; 7 are N, and 1 is N+1	TMB overflows 16 times; 15 are N, and 1 is N+1	TMB overflows 32 times; 31 are N, and 1 is N+1	TMB overflows 64 times; 63 are N, and 1 is N+1	TMB overflows 128 times; 127 are N, and 1 is N+11	TMB overflows 256 times; 255 are N, and 1 is N+1

Table 10-1 Configuration table of duty cycle adjuster

- ◆ The description of the duty cycle adjuster TBC2[7:0], where N is the width of the duty cycle (PS: N = TBC1 [7:0])
 - Basic type
 - Set the TBC2[7:0] as 01h, which makes the waveform of the PWM duty cycle generates
 the N+1 and N outputs, which is to generate a waveform using 2 output periods as one set,
 where one outputs N and then the other one outputs N+1.
 - Set the TBC2[7:0] as 02h, which makes the waveform of the PWM duty cycle generates
 the N+1 and N outputs, which is to generate a waveform using 4 output periods as one set,
 where 3 of them continuously outputs N and the last one outputs N+1



- Set the TBC2[7:0] as 04h, which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 8 output periods as one set, where 7 of them continuously outputs N and the last one outputs N+1.
- Set the TBC2[7:0] as 08h, which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 16 output periods as one set, where 15 of them continuously outputs N and the last one outputs N+1
- Set the TBC2[7:0] as 10h, which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 32 output periods as one set, where 31 of them continuously outputs N and the last one outputs N+1
- Set the TBC2[7:0] as 20h, which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 64 output periods as one set, where 63 of them continuously outputs N and the last one outputs N+1
- Set the TBC2[7:0] as 40h, which makes the waveform of the PWM duty cycle generates
 the N+1 and N outputs, which is to generate a waveform using 128 output periods as one
 set, where 127 of them continuously outputs N and the last one outputs N+1
- Set the TBC2[7:0] as 80h, which makes the waveform of the PWM duty cycle generates
 the N+1 and N outputs, which is to generate a waveform using 256 output periods as one
 set, where 255 of them continuously outputs N and the last one outputs N+1
- Logic calculation OR superposition type

 (Only 1/2+1/4,1/2+1/8,~,1/2+1/4+1/8+1/16+1/32+1/64+1/128,1/2+1/4+1/8+1/16+1/32+1/64+1/256 are used to illustrated.)
 - Set the TBC2[7:0] as 03h(1/2+1/4), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 4 output periods as one set, where one of them outputs N and then the other 3 output N+1.
 - Set the TBC2[7:0] as 05h(1/2+1/8), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 8 output periods as one set, where 3 of them output N and then the other 5 output N+1.
 - Set the TBC2[7:0] as 09h(1/2+1/16), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 16 output periods as one set, where 7 of them output N and then the other 9 output N+1.
 - Set the TBC2[7:0] as 11h(1/2+1/32), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 32 output periods as one set, where 15 of them output N and then the other 17 output N+1
 - Set the TBC2[7:0] as 21h(1/2+1/64), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 64 output periods as one set, where 31 of them output N and then the other 33 output N+1



- Set the TBC2[7:0] as 41h(1/2+1/128), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 128 output periods as one set, where 63 of them output N and then the other 67 output N+1
- Set the TBC2[7:0] as 81h(1/2+1/256), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 256 output periods as one set, where 127 of them output N and then the other 129 output N+1
- Set the TBC2[7:0] as 07h(1/2+1/4+1/8), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 8 output periods as one set, where one of them outputs N and then the other 7 output N+1
- Set the TBC2[7:0] as 07h(1/2+1/4+1/8+1/16), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 16 output periods as one set, where one of them outputs N and then the other 15 output N+1.
- Set the TBC2[7:0] as 1Fh(1/2+1/4+1/8+1/16+1/32), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 32 output periods as one set, where one of them outputs N and then the other 31 output N+1
- Set the TBC2 [7:0] as 3Fh (1/2+1/4+1/8+1/16+1/32+1/64), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 64 output periods as one set, where one of them outputs N and then the other 63 output N+1.
- Set the TBC2 [7:0] as 7Fh (1/2+1/4+1/8+1/16+1/32+1/64+1/128), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 128 output periods as one set, where one of them outputs N and then the other 127 output N+1.
- Set the TBC2 [7:0] as FFh (1/2+1/4+1/8+1/16+1/32+1/64+1/128+1/256), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 256 output periods as one set, where one of them outputs N and then the other 255 output N+1.
- ◆ The following Table 10.2 and FIG. 10-10 list partial 8+8-bit PWM waveform changes under different configurations of the TBC2[7:0] for your reference.

	8+8bit PW	/M								Ove	erflowi	ng tim	es of T	BN							
型	TDCa	邏輯													1	1		2	2	2	2
態	TBC2	運算 運算	0	1	2	3	4	5	6	7	8	9	10	?	2	2	~	5	5	5	5
念	[7:0]	建异													7	8		2	3	4	5
基	01h	1/2	z	N+1	Z	N+1	N	N+1	Ν	N+1	Z	N+1	z	1	N+1	Z	1	z	N+1	z	N+1
本	02h	1/4	N	N	N+1	N	N	N	N+1	N	N	N	N+1	~	N	N	~	N	N	N+1	N
波	04h	1/8	N	N	N	N	N+1	N	N	N	N	N	N	~	N	N	~	N+1	N	N	N



形	08h	1/16	N	N	N	N	N	N	N	N	N+1	N	N	~	N	N	~	N	N	N	N
	10h	1/32	N	N	N	N	N	N	N	N	N	N	N	~	N	N	~	N	N	N	N
	20h	1/64	N	N	N	N	N	N	N	N	N	N	N	~	N	N	~	N	N	N	N
	40hh	1/128	N	N	N	N	N	N	N	N	N	N	N	~	N	N	~	N	Ν	N	N
	80h	1/256	N	N	N	N	N	N	N	N	N	N	N	~	N	N+1	~	N	N	N	N
邏	03h	3/4	N	N+1	N+1	N+1	N	N+1	N+1	N+1	N	N+1	N+1	~	N+1	N	~	N	N+1	N+1	N+1
輯	05h	5/8	N	N+1	N	N+1	N+1	N+1	N	N+1	N	N+1	N	~	N+1	N	~	N+1	N+1	N	N+1
運	07h	7/8	N	N+1	N	N+1	N	~	N+1	N	~	N+1	N+1	N+1	N+1						
算	0Fh	15/16	N	N+1	N	~	N+1	N	~	N+1	N+1	N+1	N+1								
豐	85h	161/256	N	N+1	N	N+1	N+1	N+1	N	N+1	N	N+1	N	~	N+1	N+1	~	N+1	N+1	N	N+1
核	8Fh	241/256	N	N+1	N	~	N+1	N+1	~	N+1	N+1	N+1	N+1								
波	FFh	255/256	N	N+1	~	N+1	N+1	~	N+1	N+1	N+1	N+1									
形	ГГП	230/200	14	INTI	~	INTI	INTI	~	INTI	INTI	INTI	INTI									

Table 10-2 PWME output waveform table




FIG. 10-10 Schematic view of PWME output waveforms



PWME output operation description

- Initialization (The PWME frequency and duty cycle configuration)
 - Setting the register's control bit TBCKS 0x40308[7:6] can select the operating frequency source of the TMB, and setting the control bit TBCD 0x40308[5:4] can determine the operating frequency of the TMB.
 - When the TBM 0x40C04 [3:2] is set as <11>, the TMB serves as 8+8-bit counter.
 - When the O0MD 0x40C04 [18:16] or control bit O1MD 0x40C04 [22:20] is set as <100>, the output waveform is the PWME.
 - Setting the TBEBS 0x40C04 as <00> can set the counting-trigger signal as "Always Enable", which means cycle counting
 - Write data in the TBC0 [7:0] to determine the frequency of the PWM.
 - Write data in the TBC1 [7:0] to determine the duty cycle of the PWM.
 - Write data in the TBC2 [7:0] to determine the duty cycle fine adjustment method of the PWM.
 - Setting the TBEN 0x40C04 [5] as <1> to enable the counter.
- Generate PWME waveform
 - When the counting value of the TMBR [7:0] is equal to that of the TBC1 [7:0], the PWME will be 0→1.
 - When the counting value of the TMBR[7:0] is equal to that of the TBC0[7:0] again, the PWME will be 1→0;
 - ✓ And the overflowing event takes place to set the TMBIF 0x40004[1] as <1>, and reset and restart the incremental counting; at this time, if the TMBIE 0x40004[17] is set as<1>, the interrupt event service will take place.
 - ✓ At this time, the set value of the TBC2[7:0] adjusts the outputs of the PWME to be N+1 and N, as shown in the table, where N = TBC1[7:0].



- PWM output control
 - Set the O0PMR 0x40C04 [19] or O1PMR 0x40C04 [23] to determine whether the output waveform of the pins is opposite in phase or not.
 Set the PTPW0E 0x40840 [0] or PTPW1E 0x40840 [1] as <1> to set the pin of the PWM waveform be under output status select appropriate PWM waveform output pin for the PTPW0x40840 [4:2].
- Set the TBEN 0x40C04 [5] as <0> to disable the counter and the PWM output.
- The calculation formula of the frequency and duty cycle of the PWME:

PWME Frequency =
$$\frac{TBCK}{TBC0[7:0] + 1}$$

PWME Duty Cycle = $\frac{(TBC0[7:0] + 1) - TBC1[7:0] - TBC2[7:0]/256}{TBC0[7:0] + 1}$

• Fine adjustment is effective when the duty cycle is N+1; the formula is as follows: <X>stands for each bit of the TBC2.



PWMF mode

The PWMF is a 16-bit PWM. The counting value of the TMBR is compared with the TBC1 and TBC2, and the TBC2 should be larger than TBC1; the TMBR will keep increasing until overflowing.

PWM output status control conditions:

PWM = 1, when TBC1[15:0] =< TMBR[15:0] <= TBC2[15:0];

PWM = 0, when TMBR[15:0] > TBC2[15:0] or TMBR[15:0] <= TBC1[15:0];

PWM=1; the time is: $t = tclock \times (TBC2 - TBC1)$;

PWM period:

PWM Period = TMBR[15:0]*TBCD / HS_CK(or LS_CK);




FIG.10-10 Waveform schematic view and counting waveform schematic view of PWM mode F



PWMG mode

The PWMG is a 16-bit PWM mode and the duty cycle of the output waveform is 50%, which is the PFD waveform. The counting value of the TMBR is not compared with the TBC1/TBC2, and the period of the output waveform is related to the TBC0.

PWMG frequency and duty cycle formula:

PWMG Frequency =
$$\frac{\text{TBCK}}{\text{TBC0}[15:0]+1} \div 2$$

PWMG Duty Cycle = 50%




FIG. 10-11 Waveform schematic view and counting waveform schematic view of PWM mode G



10.2. Register address

TMB Register Address	31	24	23	16	15	8	7	0
TMA Base Address + 0x04(0x40C04)	MAS	SK1	RE	G1	MAS	SK0	RE	G0
TMA Base Address + 0x08(0x40C08)		•	RE	G2	TB	CR	TB	CR
TMA Base Address + 0x0C(0x40C0C)		•		•	TB	C0	TB	C0
TMA Base Address + 0x10(0x40C10)	TB	C2	TB	C2	TB	C1	TB	C1

⁻ Reserved

10.3. Register function

10.3.1. Timer B register TMBCR0

	TMB Base Address + 0X04 (0X40C04)								
Symbol	TMBCR0(TMB Control Register 0)								
Bit	[31:24]	[23	[23] [22:20] [19] [18:16]						
Name	MASK	O1P	O1PMR O1MD O0PMR O0MD						
RW	R0W-0			RW	'- 0				
Bit	[15:08]	[7:6]	[05]	[04]	[03:02]	[01:00]			
Name	MASK	MASK - TBEN TBRST TBM TBEBS							
RW	R0W-0 - RW-0								

Bit	Name	Descri	ption							
		PWM ²	waveform output phase control							
Bit[23]	O1PMR	0	Inverted output							
		1	Normal output							
		PWM ²	operating mode selection							
		000	PWMA							
	-20] O1MD	O1MD	001	PWMB						
			O1MD	010	PWMC					
Bit[22-20]				O1MD	011	PWMD				
		100	PWME							
		101	PWMF							
										110
		111	PWMG							
		PWM() waveform output phase control							
Bit[19]	O0PMR	0	Inverted output							
		1	Normal output							
		PWM(operating mode selection							
D:+[10 16]	O0MD	000	PWMA							
Bit[18-16]	GINID	001	PWMB							
		010	PWMC							



		011	PWMD		
		100	PWME		
		101	PWMF		
		110	PWMG		
		111	PWMG		
		Timer	B enablement control		
Bit[5]	TBEN	0	Disable		
		1	Enable		
		Timer	B reset		
D;+[/]	TBRST	0	Normal		
Bit[4]	IDROI		Clear the counting register TMBR of the Timer B; it will be		
		1	automatically set as 0 after finished.		
		Timer	B counting mode selection		
			16-bit up counter; sawtooth-wave type counting method; the		
		00	counting will increase to the maximum TBC0 on the basis that		
				the step is 1.	
					16-bit up/down counter; triangle-wave type counting method;
			01	the counting will increase to the maximum TBC0 on the basis	
			that the step is 1 and then decrease to 0.		
D:+[3 3]	TBM		2 independent 8-Bit up counters TMBR[15:8] and TMBR[7:0];		
Bit[3~2]	I DIVI	40	sawtooth-wave type counting method; the two counters will		
		10	increase to the maximums TBC0[15:8] and TBC0[7:0] at the		
			same time on the basis that the step is 1.		
			Two 8-Bit up counters TMBR[15:8] and TMBR[7:0],		
			sawtooth-wave type counting method with step being 1; after		
		11	the counter TMBR[7:0] increases and then overflows, the		
			counter TMBR[15:8] is automatically added by 1 and then the		
			TMBR[7:0] restarts the counting from 0.		
		Timer	B counting-trigger mode selection		
		00	Always enable, continuous counting method		
D:4[4 0]	TDEDC	01	Rsv		
Bit[1~0]	TBEBS	10	OPOD trigger the OP amplifier to output high potential		
			CPI1 trigger the output of the Timer C CPI1 to output high		
		11	potential		



10.3.2. Timer B register TMBCR1

	TMA	Base Add	ress + 0x	08 (0x40C	08)			
Symbol		TMBCR1(TMB Control Register 1)						
Bit	[31:22]	[21]	[20]	[19]	[18]	[17]	[16]	
Name	-	PWMF	PWME	PWMD	PWMC	PWMB	PWMA	
RW	-			R-	X			
Bit			[15:0	0]				
Name			TMB	R				
RW			R-X	(

Bit	Name	Des	scription					
		PW	M A/B/C/D/F operating mode status flag					
Bit[21-16]	PWM Flag	0	Normal					
		1	Enable					
Bit[15-0]	TMBR	Tim	er B 16-bit counting value					

10.3.3. Timer B register TMBCOD

	TMA Base Address + 0x0C (0x40C0C)
Symbol	TMBCOD(TMB Counter overflow condition Register)
Bit	[31:16]
Name	-
RW	-
Bit	[15:0]
Name	TBC0:Timer B Overflow Condition
RW	RW-0xFFFF

Bit	Name	Description
Bit[15-0]	TBC0	Timer B counter overflow threshold value



10.3.4. Timer B register PWMDOD

	TMA Base Address + 0x10 (0x40C10)
Symbol	PWMDOD(PWM counter overflow condition Control Register)
Bit	[31:16]
Name	TBC2: PWM1 duty cycle counter overflow value
RW	RW-FFFh
Bit	[15:0]
Name	TBC1: PWM0 duty cycle counter overflow value
RW	RW-FFFh

Bit	Name	Description
Bit[31-16]	TBC2	PWM1 duty cycle counter overflow value
Bit[15-0]	TBC1	PWM0 duty cycle counter overflow value



11.TIMER B2

11.1. General description

Timer B2 is HY16F3981 second set Timer B, method of operation is identical with Timer B, using the method detailed reference section TimerB.




FIG. 11-1 Block diagram of the timer counter B2



11.2. Register address

TMB2 Register Address	31 2	4 23	16	15	8	7	0
TMA Base Address + 0x24(0x40C24)	MASK ²	1 RE	G1	MAS	SK0	RE	G0
TMA Base Address + 0x28(0x40C28)	-	RE	G2	TB2	2CR	TB2	2CR
TMA Base Address + 0x2C(0x40C2C)	-	-	•	TB2	2C0	TB:	2C0
TMA Base Address + 0x30(0x40C30)	TB2C2	2 TB2	2C2	TB2	2C1	TB	2C1

11.3. Register function

11.3.1. Timer B2 register TMB2CR0

	TMB2 Base Address + 0X24 (0X40C24)									
Symbol	TMB2CR0(TMB2 Control Register 0)									
Bit	[31:24]	[23]	[23] [22:20] [19] [18:16]							
Name	MASK	O3PMR O3MD O2PMR O2MD								
RW	R0W-0			RV	V-0					
Bit	[15:8]	[7] [6] [5] [4] [3:2] [1:0]								
Name	MASK	-	TB2EN TB2RST TB2M TB2EBS							
RW	R0W-0	-	- RW-0							

Bit	Name	Descriptio	Description					
		PWM3 wa	veform output phase control					
Bit[23]	O3PMR	0	Inverted output					
		1	Normal output					
		PWM3 op	erating mode selection					
		0	PWMA					
		1	PWMB					
		2	PWMC					
Bit[22-20]	O3MD	3	PWMD					
		4	PWME					
		5	PWMF					
		6	PWMG					
		7	PWMG					
		PWM2 wa	veform output phase control					
Bit[19]	O2PMR	0	Inverted output					
		1	Normal output					
		PWM2 op	erating mode selection					
		0	PWMA					
Bit[18-16]	O2MD	1	PWMB					
DIL[10-10]	OZIVID	2	PWMC					
		3	PWMD					
		4	PWME					



		5	PWMF
		6	PWMG
		7	PWMG
		Timer B2	enablement control
Bit[5]	TB2EN	0	Disable
		1	Enable
		Timer B2	reset
D:4[4]	TDODGT	0	Normal
Bit[4]	TB2RST		Clear the counting register TB2R of the Timer B2; it will be
		1	automatically set as 0 after finished.
		Timer B2	counting mode selection
			16-bit up counter; sawtooth-wave type counting method; the
	TB2M	00	counting will increase to the maximum TB2C0 on the basis
			that the step is 1.
			16-bit up/down counter; triangle-wave type counting
		01	method; the counting will increase to the maximum TB2C0
			on the basis that the step is 1 and then decrease to 0.
Bit[3~2]			2 independent 8-Bit up counters TB2R[15:8] and TB2R[7:0];
	I DZIVI	10	sawtooth-wave type counting method; the two counters will
		10	increase to the maximums TB2C0[15:8] and TB2C0[7:0] at
			the same time on the basis that the step is 1.
			Two 8-Bit up counters TB2R[15:8] and TB2R[7:0],
			sawtooth-wave type counting method with step being 1;
		11	after the counter TB2R[7:0] increases and then overflows,
			the counter TB2R[15:8] is automatically added by 1 and
			then the TB2R[7:0] restarts the counting from 0.
		Timer B2	counting-trigger mode selection
		00	Always enable, continuous counting method
Bit[1~0]	TB2EBS	01	Rsv
טונן ו~טן	1 DZLDO	10	OPOD trigger the OP amplifier to output high potential
			CPI3 trigger the output of the Timer C CPI1 to output high
		11	potential



11.3.2. Timer B2 register TMB2CR1

TMA Base Address + 0x28 (0x40C28)									
Symbol		TMB2CR1(TMB2 Control Register 1)							
Bit	[31:22]	[31:22] [21] [20] [19] [18] [17] [16]							
Name	- PWMF PWME PWMD PWMC PWMB PWMA								
RW	- R-X								
Bit	[15:0]								
Name	TMB2R								
RW			R->	(

Bit	Name	Description	Pescription				
		PWM A/B	3/C/D/F operating mode status flag				
Bit[21-16]	PWM Flag	0	Normal				
	1 Enable						
Bit[15-0]	TMB2R	Timer B2	16-bit counting value				

11.3.3. Timer B2 register TMB2COD

TMA Base Address + 0x2C (0x40C2C)						
TMB2COD(TMB2 Counter overflow condition Register)						
[31:16]						
-						
-						
[15:0]						
TB2C0:Timer B Overflow Condition						
RW-0xFFFF						

Bit	Name	Description
Bit[15-0]	TB2C0	Timer B2 counter overflow threshold value



11.3.4. Timer B2 register PWM2DOD

	TMA Base Address + 0x30 (0x40C30)						
Symbol	mbol PWM2DOD(PWM counter overflow condition Control Register)						
Bit	[31:16]						
Name	TB2C2: PWM3 duty cycle counter overflow value						
RW	RW-FFFFh						
Bit	[15:0]						
Name	TB2C1: PWM2 duty cycle counter overflow value						
RW	RW-FFFFh						

Bit	Name	Description
Bit[31-16]	TB2C2	PWM3 duty cycle counter overflow value
Bit[15-0]	TB2C1	PWM2 duty cycle counter overflow value

11.3.5. Timer B2 register TMB2CR2

	TMB2 Base Address + 0X34 (0X40C34)							
Symbol	TMB2CR1(TMB2 Control Register 2)							
Bit	[31:24] [23] [22] [21:20] [19:16]							
Name	- CPI3R RSV CPI3S RSV							
RW	- RW-0 - RW-0 -							
Bit	[15:00]							
Name	RSV							
RW		R-0						

Bit	Name	description	description					
		Timer B2 T	CI3 Input Mode Control					
Bit[23]	CPI3R	0	Level Trigger					
		1	Rising edge triggered					
	CPI3S	Timer C Ch	nannel3 Trigger source control					
		00	-					
Bit[21:20]		01	Rail-to-Rail OPA output					
		10	LS_CK Low volatility					
		11	TCI3 From GPIO					



12. TIMER C

12.1. Overall description

The timer C is designed to execute the capture function, which can be used to perform frequency measurement, event counting, interval time measurement, etc. It can generate the interrupt signal when the counter overflow takes place; and it should be used together with the TMB counter register.




Fig. 12-1 TMC Function block diagram



TMC clock source selection

The clock source of the TMC is equal to that of the TMB; all of them are generate by make the HS_CK or LS_CK pass the frequency divider to generate the clock source TMBCLK. The capture function of the TMC can be enabled or disabled by setting the control bit TCEN [0].

TMC capture counting value

The capture counting value of the TMC is finished by the counter register's control bit TMBR 0x40C08 [15:0] of the TMB. When Timer B start TMBR began counting, after CPI1P trigger occurs, the value of TMBR placed TCR0 and interruption (TMC0IF), after CPI2P trigger occurs, the value of TMBR placed TCR1 and interruption (TMC1IF).



Capture comparator 1

The capture comparator 1 has four capture signal input sources, and the input signal source can be set by setting the selector CPI1S 0x40C14 [21:20]; and the input signal should further pass the frequency divider CP1PS 0x40C14 [19:16]; the frequency divider can perform the frequency dividing on the input signal to slow the input signal; in this way, the input signals with high frequency can be measured. The setting of the controller CPI1P 0x40C14 [1] can determine the trigger edge of the capture signal is the rising edge or the falling edge. After the capture event is finished, the interrupt signal can be generated and the interrupt flag TMC0IF 0x40004[2] is set as <1>.

The capture signal input source of the capture comparator 1:

Input signal source symbol	Function description
OPOD	The output status of the OP amplifier
LS_CK	Chip low-speed frequency source
TCI1	Input from the IO

The input of the capture comparator 1(When the control bit CPI1S 0x40C14 [21:20] = 11b time):

Serial	TCI1	TCI2	Serial	TCI1	TCI2
number			number		
000	Rsv	Rsv	100	PT2.0	PT2.1
001	Rsv	Rsv	101	PT2.2	PT2.3
010	Rsv	Rsv	110	PT2.4	PT2.5
011	Rsv	Rsv	111	PT2.6	PT2.7

Initial Operation of capture comparator 1:

- (1) Select the operating clock source TMBCLK of the TMC;
- (2)Set the capture signal input source and the input signal source frequency dividing value, which is to set the values of the CPI1S[1:0] and CP1PS [3:0];
- (3) Set the capture signal trigger edge, which is to set the value of the CPI1P;
- (4)If the TCI1 is selected to be the capture signal input source, it is necessary to set the input IO to select the corresponding IO as the input mode;
- (5)If the interrupt function is used, it is necessary to enable TMC0IE 0x40004[18] =<1> and enable the global interrupt function GIE=<1>;
- (6) Enable the TMC and enable the TCEN 0x40C14 [0] =<1>.



Capture comparator 2

The capture comparator 2 has 2 capture signal input sources, and the input signal source can be set by setting the selector CPSS 0x40C14 [22]; and the input signal does not have to pass the frequency divider. The setting of the controller CPI2P 0x40C14 [2] can determine the trigger edge of the capture signal is the rising edge or the falling edge. After the capture event is finished, the interrupt signal can be generated and the interrupt flag TMC1IF 0x40004[3].

The capture signal input of the capture comparator 2 is:

Input from IO port;

It is consistent with the input source of the capture comparator 1;

Initial Operation of the capture comparator 2:

- (1) Select the operating clock source TMBCLK of the TMC;
- (2) Set the capture signal input source, which is to set the values of the CPSS 0x40C14 [22];
- (3) Set the capture signal trigger edge, which is to set the value of the CPI2P 0x40C14 [2];
- (4)If the TCI2 is selected to be the capture signal input source, it is necessary to set the input IO to select the corresponding IO as the input mode;
- (5)If the interrupt function is used, it is necessary to enable TMC1IE 0x40004[19] =<1> and enable the global interrupt function GIE=<1>;
- (6)Enable the TMC and enable the TCEN 0x40C14 [0] =<1>.

12.2. Register address

TMC Register Address	31	24	23	16	15	8	7	0
TMA Base Address + 0x14(0x40C14)	MA	SK1	RE	G1	MAS	SK0	RE	G0
TMA Base Address + 0x18 (0x40C18)	TC	R1	TC	R1	TC	R1	TC	R1

12.3. Register function

12.3.1. Timer C register TMCCR0

TMA Base Address + 0x14 (0x40C14)								
Symbol	TMCCR0(TMC Control Register 0)							
Bit	[31:24]	[23]	[22]	[21:20]		[19:16]		
Name	MASK	CPI1R	CPSS	CPI1S				
RW	R0W-0	RW-0						
Bit	[15:08]		[7:3]		[2]	[1]	[0]	
Name	MASK	-		TCPI2P	TCPI1P	TCEN		
RW	R0W-0	-				RW-0		

Bit Name Description	Bit Name Description	
----------------------	----------------------	--



Timer B TCl1 input mode control			Timor P	TCI1 input made control
1	D:#[00]	CDI4D		
Capture 2 (Timer C Channel 2) Capture trigger source selection	Bit[23]	CPITR		
Bit[22] CPSS 0 The input of the TCI2 from the IO port			-	
1 The input source the same with the capture 1	D:4000	CPSS	<u> </u>	,
Capture 1 (Timer C Channel 1) Capture trigger source selection	Bit[22]			
Dit CPI1S CPI1S O1				
Bit[21~20] CPI1S 01 (Rail-to-Rail OPAMP)OPOD output 10 Low-frequency clock LS_CK 11 The input of the TCI1 from the GPI0 port The frequency divider configuration of the input signal of the Capture1 0000 CPI1 frequency/1 0001 CPI1 frequency/2 0010 CPI1 frequency/4 0011 CPI1 frequency/8 0100 CPI1 frequency/8 0100 CPI1 frequency/16 0101 CPI1 frequency/32 0110 CPI1 frequency/64 0011 CPI1 frequency/64 0011 CPI1 frequency/64 0011 CPI1 frequency/256 1000 CPI1 frequency/256 1001 CPI1 frequency/256 1001 CPI1 frequency/512 1010 CPI1 frequency/2048 1100 CPI1 frequency/4096 1101 CPI1 frequency/4096 1101 CPI1 frequency/32768 Capture2 trigger edge configuration CPI2P Talling edge trigger Falling edge trigger Capture1 trigger edge configuration CPI1P CPI1P Capture1 trigger edge configuration CPI1P Trigger edge configuration CPI1P Talling edge trigger Timer C enablement control CPI1 frequency Timer C enablement control CPI1 frequency Timer C enablement control CPI1 frequency Capture1 trigger edge configuration CPI1P CPI1P CPI1P CPI1P Capture1 trigger edge configuration CPI1P CPI1P Capture1 trigger edge configuration CPI1P CPI1P CPI1P Capture1 trigger edge configuration CPI1P Capture1 trigger edge configuration CPI1P CPI1P Capture1 trigger edge configuration CPI1P Capture1 trigge			· ·	
10				
11	Bit[21~20]	CPI1S		,
The frequency divider configuration of the input signal of the Capture1			10	
Double D				·
0001 CPI1 frequency/2			The frequency	uency divider configuration of the input signal of the Capture1
D010 CPI1 frequency/4			0000	CPI1 frequency/1
D011 CPI1 frequency/8			0001	CPI1 frequency/2
0100 CPI1 frequency/16 0101 CPI1 frequency/32 0110 CPI1 frequency/64 0110 CPI1 frequency/64 0111 CPI1 frequency/128 1000 CPI1 frequency/256 1001 CPI1 frequency/512 1010 CPI1 frequency/1024 1011 CPI1 frequency/2048 1100 CPI1 frequency/4096 1101 CPI1 frequency/8192 1110 CPI1 frequency/8192 1110 CPI1 frequency/16384 1111 CPI1 frequency/32768 Capture2 trigger edge configuration Bit[02] CPI2P 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger 1 Falling edge trigger 1 TCEN TCEN 0 Disable (but the TCR1 and TCR2 are not cleared)		CP1PS	0010	CPI1 frequency/4
Ditable CPIPS Ditable Ditabl			0011	CPI1 frequency/8
Dit[19~16] CP1PS CP1PS O111 CP11 frequency/64			0100	CPI1 frequency/16
Bit[19–16] CP1PS			0101	CPI1 frequency/32
1000 CPI1 frequency/256 1001 CPI1 frequency/512 1010 CPI1 frequency/1024 1011 CPI1 frequency/2048 1100 CPI1 frequency/2048 1100 CPI1 frequency/4096 1101 CPI1 frequency/8192 1110 CPI1 frequency/16384 1111 CPI1 frequency/32768 Capture2 trigger edge configuration Bit[02] CPI2P 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger 1 Falling edge trigger 1 Falling edge trigger 1 Falling edge trigger 1 Timer C enablement control Bit[00] TCEN 0 Disable (but the TCR1 and TCR2 are not cleared)			0110	CPI1 frequency/64
1001 CPI1 frequency/512 1010 CPI1 frequency/1024 1011 CPI1 frequency/2048 1100 CPI1 frequency/4096 1101 CPI1 frequency/8192 1110 CPI1 frequency/16384 1111 CPI1 frequency/32768 Capture2 trigger edge configuration Bit[02] CPI2P 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger 1 Timer C enablement control Bit[00] TCEN 0 Disable (but the TCR1 and TCR2 are not cleared)	Bit[19~16]		0111	CPI1 frequency/128
1010 CPI1 frequency/1024 1011 CPI1 frequency/2048 1100 CPI1 frequency/4096 1101 CPI1 frequency/8192 1110 CPI1 frequency/16384 1111 CPI1 frequency/32768 Capture2 trigger edge configuration Bit[02] CPI2P 0 Rising edge trigger 1 Falling edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger			1000	CPI1 frequency/256
1011 CPI1 frequency/2048 1100 CPI1 frequency/4096 1101 CPI1 frequency/8192 1110 CPI1 frequency/16384 1111 CPI1 frequency/32768 Capture2 trigger edge configuration 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration CPI1P 0 Rising edge trigger Capture1 trigger edge configuration CPI1P 0 Rising edge trigger Timer C enablement control TCEN O Disable (but the TCR1 and TCR2 are not cleared)			1001	CPI1 frequency/512
1100 CPI1 frequency/4096 1101 CPI1 frequency/8192 1110 CPI1 frequency/16384 1111 CPI1 frequency/32768 Capture2 trigger edge configuration CPI2P 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger 1 Falling edge trigger 1 Falling edge trigger 1 Falling edge trigger 1 Timer C enablement control Bit[00] TCEN 0 Disable (but the TCR1 and TCR2 are not cleared)			1010	CPI1 frequency/1024
1101 CPI1 frequency/8192 1110 CPI1 frequency/16384 1111 CPI1 frequency/32768			1011	CPI1 frequency/2048
1110 CPI1 frequency/16384 1111 CPI1 frequency/32768 Bit[02] CPI2P O Rising edge trigger			1100	CPI1 frequency/4096
Timer C enablement control Timer C enable Timer C e			1101	CPI1 frequency/8192
Bit[02] CPI2P Capture2 trigger edge configuration 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger Timer C enablement control Bit[00] TCEN 0 Disable (but the TCR1 and TCR2 are not cleared)			1110	CPI1 frequency/16384
Bit[02] CPI2P 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger Timer C enablement control Bit[00] TCEN 0 Disable (but the TCR1 and TCR2 are not cleared)			1111	CPI1 frequency/32768
Bit[02] CPI2P 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger Timer C enablement control Bit[00] TCEN 0 Disable (but the TCR1 and TCR2 are not cleared)			Capture2	2 trigger edge configuration
1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger Timer C enablement control Bit[00] TCEN 0 Disable (but the TCR1 and TCR2 are not cleared)	Bit[02]	CPI2P	-	
Bit[01] CPI1P Capture1 trigger edge configuration 0 Rising edge trigger 1 Falling edge trigger Timer C enablement control Bit[00] TCEN Disable (but the TCR1 and TCR2 are not cleared)			1	
Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger Timer C enablement control Bit[00] TCEN 0 Disable (but the TCR1 and TCR2 are not cleared)			Capture1	
1 Falling edge trigger Timer C enablement control Bit[00] TCEN 0 Disable (but the TCR1 and TCR2 are not cleared)	Bit[01]	CPI1P	-	
Timer C enablement control Bit[00] TCEN 0 Disable (but the TCR1 and TCR2 are not cleared)		01 111	1	
Bit[00] TCEN 0 Disable (but the TCR1 and TCR2 are not cleared)				
	Bit[00]	TCEN		
	1			Enable



12.3.2. Timer C register TMCCR1

	TMA Base Address + 0x18 (0x40C18)
Symbol	TMCCR1(TMC Control Register 1)
Bit	[31:16]
Name	TCR1
RW	R-X
Bit	[15:00]
Name	TCR0
RW	R-X

Bit	Name	Description
Bit[31-16]	TCR1	Capture2 frequency capture counter
Bit[15-00]	TCR0	Capture1 frequency capture counter



13. GPIO PT2 MANAGEMENT

13.1. Overall description

The PT2 has 8 IO pins, and can be used as common universal IO ports or reused as the input or output IO ports of many function modules, such as capture comparator, SPI, IIC, PWM, external crystal oscillator and external interrupt input, etc. Different reuses need different configurations.




FIG. 14-1 PT2 function block diagram




FIG 14-2 PT2 interruption function diagram

The PT2 has the functions of the input, output, internal pull-up resistor and external interrupt input port; and different functions need to be set by different controllers.

Internal pull-up resistor

The controller PT2PU 0x40810[23:16] can enable or disable the internal pull-up resistor of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the internal pull-up resistor will be enabled; if the corresponding bit of the IO port is set as <0>, the internal pull-up resistor will be disabled. If the IO port is under the input mode and there is no external pull-up resistor, the internal pull-up resistor should be enabled, especially in low power consumption mode,



which can prevent from electric leakage and increase the power consumption. If it serves as the analog signal input port, it is not necessary to enable the internal pull-up resistor. PS: When PT2.4~PT2.7 serves as the external crystal oscillator input pins, the internal pull-up resistor cannot be enabled, or the crystal oscillator cannot work normally.

Output mode

The controller PT2OE 0x40810 can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT2DO 0x40814 can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled. PS: When the PT2.4~PT2.7 serves as the external crystal oscillator input pins, the output mode should be disabled.

Input mode

The controller PT2IE0x40814 [23:16] can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit controller is set as <1>, the input mode of the corresponding IO port will be enabled; if it is set as <0>, the input mode of the corresponding IO port will be disabled. Whether the current input mode of the corresponding IO pin is 0 or 1 can be read via the controller PT2DI0x40818. If the IO is set as the input mode and the chip is not connected to the external pull-up resistor, the internal pull-up resistor should be enabled; the IO pin is not allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.

External interrupt input

The PT2 has 8 IO pins, and all of them can be reused as external interrupt input pins. The mode should set the IO port to be the input mode and enable the internal pull-up resistor. It is necessary to set the external interrupt trigger edge by the controller PT2#ITT 0x4081C [23:00] and enable the control bit PT2IDF 0x4081C [31:24] to enable the interrupt trigger edge. The controller INTPT2 0x40014 can enable the interrupt response function



of the corresponding IO pin; when the external interrupt signal generates, the interrupt flag of the corresponding IO pin is set as 1. When the global interrupt GIE and the IO external interrupt function are enabled, the chip will stop the current program right away and execute the IO external interrupt program.

13.2. Register address

GPIO Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x10(0x40810)	MASK1	PT2PU	MASK0	PT2OE
GPIO Base Address + 0x14 (0x40814)	MASK3	PT2IE	MASK2	PT2DO
GPIO Base Address + 0x18(0x40818)	-	-	-	PT2DI
GPIO Base Address + 0x1C (0x4081C)	PT2IDF	PT2#ITT	PT2#ITT	PT2#ITT

⁻Reserved

Description: above table ,the # represent 0~7

13.3. Register function

13.3.1. PT2 register PT2CR0

	GPIO Base Address + 0x10 (0x40810)								
Symbol		PT2CR0 (PT2 Control Register 0)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	PT2PU7	PT2PU6	PT2PU5	PT2PU4	PT2PU3	PT2PU2	PT2PU1	PT2PU0
RW	R0W-0		RW-0						
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	PT2OE7	PT2OE6	PT2OE5	PT2OE4	PT2OE3	PT2OE2	PT2OE1	PT2OE0
RW	R0W-0								

Bit	Name	Desc	Description				
		Port	ort 2 internal pull-up control				
Bit[23~16]	PT2PU	0	Disable the internal pull-up				
		1	Enable the internal pull-up				
	PT2OE	Port	2 PAD output mode enable control				
Bit[07~00]		0	Disable the output mode				
		1	Enable the output mode				

PT2PU: PT2 Pull High Enable PT2OE: PT2 Output Enable

13.3.2. PT2 register PT2CR1

	GPIO Base Address + 0x14 (0x40814)
Symbol	PT2CR1 (PT2 Control Register 1)



Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]				
Name	MASK	PT2IE7	PT2IE6	PT2IE5	PT2IE4	PT2IE3	PT2IE2	PT2IE1	PT2IE0				
RW	R0W-0		RW-0										
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
Name	MASK	PT2DO7	PT2DO6	PT2DO5	PT2DO4	PT2DO3	PT2DO2	PT2DO1	PT2DO0				
RW	R0W-0	RW-0											

Bit	Name	Descr	escription		
	PT2IE	Port 2	PAD input mode enable control		
Bit[23~16]		0	sable the input mode		
		1	Enable the input mode		
	PT2DO	Port 2	PAD output status value		
Bit[7~0]		0	Output low potential		
		1	Output high potential		

PT2IE: PT2 Input Enable PT2DO: PT2 Output Data

13.3.3. PT2 register PT2CR2

	GPIO Base Address + 0x18 (0x40818)												
Symbol		PT2CR2 (PT2 Control Register 2)											
Bit		[31:16]											
Name		-											
RW		-											
Bit	[15:8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
Name	-	PT2DI[7]	PT2DI[6]	PT2DI[5]	PT2DI[4]	PT2DI[3]	PT2DI[2]	PT2DI[1]	PT2DI[0]				
RW	-	R-0											

Bit	Name	Des	Description		
		Por	t2 PAD input status value		
Bit[7~0]		0	Input low potential		
		1	Input high potential		

PT2DI: PT2 Data Input



13.3.4. PT2 register PT2CR3

	GPIO Base Address + 0X1C (0X4081C)										
Symbol		PT2CR3 (PT2 Control Register 3)									
Bit	[31:24]			[23:21]	[21:18]		[17:16]				
名稱	PT27IDF~ PT2	20IDF	PT27ITT PT26I		PT26ITT	-		PT25ITT			
RW	R-0		RW-0								
Bit	[15]	[14	4:12]	[11:9]	[8:6]	[5:3]		[2:0]			
名稱	PT25ITT	PT24ITT		PT23ITT	PT22ITT	PT2	1ITT	PT20ITT			
RW	RW-0										

Bit	Name	Description	Description					
		When Bit = 1b, c	condition flag neck this flag before entering the Sleep Mode: can be PT2.7 pin wake up MCU. PT2.7 pin cannot be awakened MCU.					
		When	Always 0. Explanation :					
		PT27ITT=0	When PT27ITT set to 000, the Bit [31] = 0b					
		When PT27ITT=1	Inverse DI. Explanation: Before entering Sleep Mode, if PT2.7 status is Low, the Bit [31] = 1b					
			Same as DI. Explanation:					
		When	Before entering Sleep Mode,					
		PT27ITT=2	if PT2.7 status is High, the Bit [31] = 1b					
Bit[31]	PT27IDF	When PT27ITT=3	Same as S1. Explanation: When PT2.7 Potential change, which produce an interrupt is triggered					
		When PT27ITT=4	Same as DI. Explanation: Before entering Sleep Mode, if PT2.7 status is High, the Bit [31] = 1b					
		When PT27ITT=5	Inverse DI. Explanation: Before entering Sleep Mode, if PT2.7 status is Low, the Bit [31] = 1b					
		When PT27ITT=6	Same as DI. Explanation: Before entering Sleep Mode, if PT2.7 status is High, the Bit [31] = 1b					
		When PT27ITT=7	Inverse DI. Explanation: Before entering Sleep Mode, if PT2.7 status is Low, the Bit [31] = 1b					

	PT2.N Interrupt	condition flag (N represent 6~0)	
		When	
		PT2NITT=0	Always 0
Di+[20 24]	DTONIDE	When PT2NITT=1	
DII[30~24]	PIZNIDE	PT2NITT=1	Inverse DI
		When	
		PT2NITT=2	Same as DI
		When	Same as S1



PT2NITT=3	
When	
PT2NITT=4	Same as DI
When	
PT2NITT=5	Inverse DI
When	
PT2NITT=6	Same as DI
When	
PT2NITT=7	Inverse DI

Bit	Name	Desci	Description						
	DT2#ITT	Port 2	Port 2.# select the interrupt trigger method (# represent 7~0)						
		000	Disable the GPIO interrupt trigger to not reply to the interest						
D:+[22 0]			Rising edge trigger	101	High potential trigger				
DII[23~0]		010	Falling edge trigger	110	Low potential trigger				
		011	Potential change trigger	111	High potential trigger				
		100	Low potential trigger						

13.4. Analog to digital multiplexing function Switchover Considerations

PT2.0~PT2.3 not only could be used as normal digital function, but can beset and analog function too. While doing the switch of analog function, should notice the setting of register to avoid the normal function using.

EX: PT2.0/CL5 Multiplexed pin: (PT2.0 ~ PT2.3 the same as those under the Notes)

Design as CL5 input; PT2PU0=PT2OE0=PT2IE0=0b

Design asPT2.0 GPIO Output; PT2IE0=0b, PT2PU0=0b, PT2OE0=1b.

Design asPT2.0 GPIO input; PT2IE0=1b, PT2PU0=1b, PT2OE0=0b. (PT2PU0=1b setting

is input not floating)



14. GPIO PT3 MANAGEMENT

14.1. Overall description

The PT3 has 8 IO pins, and can be used as common universal IO ports or reused as the input or output IO ports of many function modules, such as OP amplifier, 12-bit resistance ladder and ADC converters, etc. Different reuses need different configurations.




FIG. 15-1 PT3 function block diagram




FIG. 15-2 PT3 interrupt function block diagram

The PT3 has the functions of the input, output and internal pull-up resistors; and different functions need to be set by different controllers.

Internal pull-up resistor

The controller PT3PU 0x40820[23:16] can enable or disable the internal pull-up resistor of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the internal pull-up resistor will be enabled; if it is set as <0>, the internal pull-up resistor will be disabled. If the IO port is under the input mode and there is no external pull-up resistor, the internal pull-up resistor should be enabled, especially in low power consumption mode, which can prevent from electric



leakage and increase the power consumption. If it serves as the analog signal input port, it is not necessary to enable the internal pull-up resistor.

Output mode

The controller PT3OE0x40820 [7:0] can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT3DO0x40824 [7:0] can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled.

Input mode

The controller PT3IE0x40824 [23:16] can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the input mode of the corresponding IO port will be enabled; if it is set as <0>, the input mode of the corresponding IO port will be disabled. Whether the current input status of the corresponding IO pin is 1 or 0 can be read via the controller PT3DI0x40828 [7:0]. If the IO is set as the input mode and the chip is not connected to the external pull-up resistor, the internal pull-up resistor should be enabled; the IO pin is not allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.



External interrupt input

The PT3 has 8 IO pins, and all of them can be reused as external interrupt input pins. The mode should set the IO port to be the input mode and enable the internal pull-up resistor. It is necessary to set the external interrupt trigger edge by the controller PT3#ITT 0x4082C [23:00] and enable the control bit PT3IDF 0x4082C [31:24] to enable the interrupt trigger edge. The controller INTPT3 0x40014can enable the interrupt response function of the corresponding IO pin; when the external interrupt signal generates, the interrupt flag of the corresponding IO pin is set as 1. When the global interrupt GIE and the IO external interrupt function are enabled, the chip will stop the current program right away and execute the IO external interrupt program.

14.2. Register address

GPIO Register Address	31	24	23	16	15	8	7	0	
GPIO Base Address + 0x20(0x40820)	MASK1		PT3PU		MASK0		PT3OE		
GPIO Base Address + 0x24(0x40824)	MASK3		PT3IE		MASK2		PT3DO		
GPIO Base Address + 0x28(0x40828)		-		-		-		PT3DI	
GPIO Base Address + 0x2C (0x4082C)	PT3	BIDF	PT3	#ITT	PT3	#ITT	PT3	#ITT	

⁻Reserved



14.3. Register function

14.3.1. PT3 register PT3CR0

	GPIO Base Address + 0x20 (0x40820)																
Symbol		PT3CR0 (PT3 Control Register 0)															
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]														
Name	MASK	PT3PU7	PT3PU6	PT3PU5	PT3PU4	PT3PU3	PT3PU2	PT3PU1	PT3PU0								
RW	R0W-0				R۱	W-0											
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]								
Name	MASK	PT3OE7	PT3OE7 PT3OE6 PT3OE5 PT3OE4 PT3OE3 PT3OE2 PT3OE1 PT3OE0														
RW	R0W-0				R\	W-0	RW-0										

Bit	Name	Des	Description		
		Port	3 internal pull-up enable control		
Bit[23~16]	PT3PU	0	Disable the internal pull-up		
		1	Enable the internal pull-up		
		Port	3 PAD output mode enable control		
Bit[7~0] PT3OE		0	Disable the output mode		
		1	Enable the output mode		

PT3PU: PT3 Pull High Enable PT3OE: PT3 Output Enable

14.3.2. PT3 register PT3CR1

	GPIO Base Address + 0x24 (0x40824)												
Symbol		PT3CR1 (PT3 Control Register 1)											
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]										
Name	MASK	PT3IE7	T3IE7 PT3IE6 PT3IE5 PT3IE4 PT3IE3 PT3IE2 PT3IE1 PT3IE0										
RW	R0W-0				R\	W-0							
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
Name	MASK	PT3DO7	T3DO7 PT3DO6 PT3DO5 PT3DO4 PT3DO3 PT3DO2 PT3DO1 PT3DO0										
RW	R0W-0	W-0 RW-0											

PT3IE: PT3 Input Enable PT3DO: PT3 Output Data

Bit	Name	Desc	Description		
		Port 3	3 PAD input mode enable control		
Bit[23~16]	PT3IE	0	Disable the input mode		
		1	Enable the input mode		
		Port 3	3 PAD output status value		
Bit[7~0] PT3DO 0		0	Output low potential		
		1	Output high potential		



14.3.3. PT3 register PT3CR2

	GPIO Base Address + 0x28 (0x40828)											
Symbol		PT3CR2 (PT3 Control Register 2)										
Bit	[31:24]		[23:18] [17]									
Name	MASK			PT3AO	-							
RW	R0W-0				-			R-X	-			
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Name	-	PT3DI[7]	3DI[7] PT3DI[6] PT3DI[5] PT3DI[4] <mark>PT3DI[3] PT3DI[2] </mark> PT3DI[1] PT3DI[0]									
RW	-				F	R-0						

Bit	Name	Name Description		
		DAO outputs to the PT3.1 enable control		
Bit[17]	PT3A0	0 Disable		
		1 Enable		
		Port3 PAD input status value		
Bit[7~0]	PT3DI	0 input low potential		
		1 input high potential		

PT3DI : PT3 Data Input

14.3.4. PT3 register PT3CR3

	GPIO Base Address + 0x1C (0x4082C)										
Symbol		PT3CR3 (PT3 Control Register 3)									
Bit	[31:24]			[23:21]	[20:18]			[17:16]			
Name	PT37IDF~ PT3	PT37IDF~ PT30IDF PT37ITT PT36ITT PT35ITT									
RW				R\	N-0						
Bit	[15]	[14	1:12]	[11:9]	[8:6]	[5	5:3]	[2:0]			
Name	PT35ITT	PT35ITT PT34ITT PT33ITT PT31ITT PT30ITT									
RW		RW-0									

Bit	Name	Description	
Вit[31]	PT37IDF	PT3.7 Interrupt of For example: che When Bit = 1b, c	condition flag eck this flag before entering the Sleep Mode: ean be PT3.7 pin wake up MCU. PT3.7 pin cannot be awakened MCU. Always 0. Explanation: When PT37ITT set to 000, the Bit [31] = 0b Inverse DI. Explanation: Before entering Sleep Mode, if PT3.7 status is Low, the Bit [31] = 1b Same as DI. Explanation: Before entering Sleep Mode, if PT3.7 status is High, the Bit [31] = 1b
		When	Same as S1. Explanation:



PT37ITT=3	When PT3.7 Potential change, which produce an interrupt is triggered
	Same as DI. Explanation:
When	Before entering Sleep Mode,
PT37ITT=4	if PT3.7 status is High, the Bit [31] = 1b
	Inverse DI. Explanation:
When	Before entering Sleep Mode,
PT37ITT=5	if PT3.7 status is Low, the Bit [31] = 1b
	Same as DI. Explanation:
When	Before entering Sleep Mode,
PT37ITT=6	if PT3.7 status is High, the Bit [31] = 1b
	Inverse DI. Explanation:
When	Before entering Sleep Mode,
PT37ITT=7	if PT3.7 status is Low, the Bit [31] = 1b

		PT3.N Interrup	t condition flag (N represent 6~0)
		When	
		PT3NITT=0	Always 0
		When	
		PT3NITT=1	Inverse DI
		When	
		PT3NITT=2	Same as DI
		When	
Bit[30~24]	PT3NIDF	PT3NITT=3	Same as S1
		When	
		PT3NITT=4	Same as DI
		When	
		PT3NITT=5	Inverse DI
		When	
		PT3NITT=6	Same as DI
		When	
		PT3NITT=7	Inverse DI

Bit	Name	Desci	Description							
		Port 3	ort 3.# select the interrupt trigger method (# represent 7~0)							
		000	Disable the GPIO interru	Disable the GPIO interrupt trigger to not reply to the interrupt.						
Bit[23~0]	DT2#ITT	001	Rising edge trigger	101	High potential trigger					
DII[23~U]	P13#111	010	Falling edge trigger	110	Low potential trigger					
			Potential change trigger	111	High potential trigger					
		100	Low potential trigger							



14.4. Analog to digital multiplexing function Switchover Considerations

PT3.0~PT3.7 not only could be used as normal digital function, but can beset and analog function too. While doing the switch of analog function, should notice the setting of register to avoid the normal function using.

PT3.7/OPO Multiplexed pins:

- -Design as OPO output; control resister OPOE 0x41900[1]=1b,
- PT3PU7=PT3OE7=PT3IE7=0b
- -Design as PT3.7 GPIO input; control resister OPOE 0x41900[1]=0b, PT3IE7=1b(Even not set as input, still must be forcibly set)
- -Design as PT3.7 GPIO output; control resister OPOE 0x41900[1]=0b, PT3IE7=1b(Even not set as input, still must be forcibly set), PT3OE7=1b

PT3.6/REFO Multiplexed pins:

- -Design as REFO output; control resister ENRFO 0x40400[1]=1b,
- PT3PU6=PT3OE6=PT3IE6=0b
- -Design as REFO input; control resister ENRFO 0x40400[1]=0b,
- PT3PU6=PT3OE6=PT3IE6=0b
- -Design as PT3.6 GPIO input; control resister ENRFO 0x40400[1]=0b, PT3IE6=1b(Even not set as input, still must be forcibly set)
- -Design as PT3.6 GPIO output; control resister ENRFO 0x40400[1]=0b, PT3IE6=1b(Even not set as input, still must be forcibly set), PT3OE6=1b

Other GPIO use method: (PT3.5~PT3.0 all as follows description)

EX: PT3.5/AIO7 Multiplexed pins:

Design as AIO7 input; PT3PU5=PT3OE5=PT3IE5=0b

Design as PT3.5 GPIO Output; PT3IE5=0b, PT3PU5=0b, PT3OE5=1b.

Design as PT3.5 GPIO input; PT3IE5=1b, PT3PU5=1b, PT3OE5=0b. (PT3PU5=1b set as input not floating)



15. GPIO PT6 MANAGEMENT

15.1. Overall description

The PT6 has 8 IO pins, which can be used as the common universal IO ports, and can also be reused as the LCD function output port. Different reuses need different configurations.




FIG. 16-1 PT6 function block diagram

The PT6 has input and output functions; and different functions should be set by different controllers.

Output mode

The controller PT6xOE [0] can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT6xDO [0] can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled.

Description: Above x represent 0~7, reflect for PT6.0~PT6.7

Input mode

The controller PT6xIE [0] can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit controller is set as <1>, the input mode of the corresponding IO port will be enabled; if it is set as <0>, the input mode of the corresponding IO port will be disabled. Whether the current input mode of the corresponding IO pin is 0 or 1 can be read via the controller PT6xDI [0]. If the IO is set

HY16F3981 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 64 KB Flash 4X32~6X30 LCD Driver



as the input mode and the chip should be connected to the external pull-up resistor; and the IO pin is not allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.

Description: Above x represent 0~7, reflect for PT6.0~PT6.7

LCD mode

The controller SEGx [5:0] determines the output data of the LCD SEGMENT. If the LCD is under the 1/6 duty mode, the SEGx[5:0] can determine the data content of the 1/6 duty data content; if the LCD is under the 1/5 duty mode, the SEGx[4:0] can determine the 1/5 duty data content; if the LCD is under the 1/4 duty mode, the SEGx[3:0] can determine the 1/4 duty data content; if the LCD is under the 1/3 duty mode, the SEGx[2:0] can determine the 1/3 duty data content.

Description: Above x represent 2~9, reflect for SEG2~SEG9



15.2. Register address

GPIO Mode Register Address	31	24	23	16	15	8	7	0
GPIO Base Address + 0x50(0x40850)	MAS	SK1	PT61	CFG	MAS	SK0	PT60	OCFG
GPIO Base Address + 0x54(0x40854)	MAS	SK3	PT63	CFG	MAS	SK2	PT62	2CFG
GPIO Base Address + 0x58(0x40858)	MAS	SK5	PT65	CFG	MAS	SK4	PT64	4CFG
GPIO Base Address + 0x5C(0x4085C)	MAS	SK7	PT67	'CFG	MAS	SK6	PT66	6CFG

LCD Mode Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x50(0x40850)	MASK1	SEG3	MASK0	SEG2
GPIO Base Address + 0x54(0x40854)	MASK3	SEG5	MASK2	SEG4
GPIO Base Address + 0x58(0x40858)	MASK5	SEG7	MASK4	SEG6
GPIO Base Address + 0x5C(0x4085C)	MASK7	SEG9	MASK6	SEG8

LCD Register Address 0x41B04 can determine the setting is the GPIO Mode or the LCD Mode.

15.3. Register function15.3.1. PT6.0/PT6.1 registerWhen GPIO Mode.

	GPIO Base Address + 0x50 (0x40850)								
Symbol		PT60CFG/ PT61CFG (PT6 Control Register 0)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	-	-	-	PT61OE	PT61IE	PT61DO	PT61DI
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT60OE	PT60IE	PT60DO	PT60DI
RW	R0W-0				RW-0				RW-1

Bit	Name	Descript	ion					
			PT6.1 Output Enable					
Bit[19]	Bit[19] PT61OE	0	Disable					
		1	Enable					
		PT6.1 Ir	put Enable					
Bit[18]	PT61IE	0	Disable					
		1	Enable					
		PT6.1 C	utput Data					
Bit[17]	PT61DO	0	Output Low					
		1	Output High					
Di+[16]	PT61DI	PT6.1 Ir	put Data					
Bit[16]	רוסוטו	0	Input Low					



		1	Input High				
		PT6.0 O	PT6.0 Output Enable				
Bit[3]	PT60OE	0	Disable				
		1	Enable				
		PT6.0 In	put Enable				
Bit[2]	Bit[2] PT60IE	0	Disable				
		1	Enable				
		PT6.0 O	utput Data				
Bit[1]	PT60DO	0	Output Low				
		1	Output High				
			put Data				
Bit[0]	PT60DI	0	Input Low				
		1	Input High				

	GPIO Base Address + 0x50 (0x40850)								
Symbol		SEG2/SEG3 (PT6 Control Register 0)							
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]					[16]	
Name	MASK	-	- SEG3 Data						
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	- SEG2 Data						
RW	R0W-0				RW-0				RW-1

Bit	Name	Description			
D:+[04 46]	:4[04 4C] CEC 2 Data	LCD Segment 3 Data			
DIL[21~10]	SEG 3 Dala	LCD Segment 3 Data Segment Data			
	SEG 2 Data	I CD Segment 2 Data			
םונןט~טן		Segment Data			



15.3.2. PT6.2/PT6.3 register

	GPIO Base Address + 0x54 (0x40854)								
Symbol		PT62CFG/ PT63CFG (PT6 Control Register 1)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	-	-	-	PT63OE	PT63IE	PT63DO	PT63DI
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT62OE	PT62IE	PT62DO	PT62DI
RW	R0W-0				RW-0	•		•	RW-1

Bit	Name	Descript	ion
		PT6.3 O	utput Enable
Bit[19]	PT63OE	0	Disable
		1	Enable
		PT6.3 In	put Enable
Bit[18]	PT63IE	0	Disable
		1	Enable
		PT6.3 O	utput Data
Bit[17]	PT63DO	0	Output Low
		1	Output High
		PT6.3 In	put Data
Bit[16]	PT63DI	0	Input Low
		1	Input High
		PT6.2 O	utput Enable
Bit[3]	PT62OE	0	Disable
		1	Enable
		PT6.2 In	put Enable
Bit[2]	PT62IE	0	Disable
		1	Enable
		PT6.2 O	utput Data
Bit[1]	PT62DO	0	Output Low
		1	Output High
		PT6.2 In	put Data
Bit[0]	PT62DI	0	Input Low
		1	Input High



	GPIO Base Address + 0x54 (0x40854)								
Symbol		SEG4/SEG5 (PT6 Control Register 1)							
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]						
Name	MASK	-	- SEG5 Data						
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	- SEG4 Data						
RW	R0W-0		RW-0 RW-1						RW-1

Bit	Name	Description				
D:+[04 46]	0:4[04_4C] CEC E Doto	LCD Segment 5 Data				
DII[21~10]	SEG 5 Dala	Segment 5 Data Segment Data				
	SEG 4 Data	I CD Segment 4 Data				
DII[5~0] SE		Segment Data				

15.3.3. PT6.4/PT6.5 register

	GPIO Base Address + 0x58 (0x40858)								
Symbol		PT64CFG/ PT65CFG (PT6 Control Register 2)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	-	_	-	PT65OE	PT65IE	PT65DO	PT65DI
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT64OE	PT64IE	PT64DO	PT64DI
RW	R0W-0				RW-0				RW-1

Bit	Name	Descripti	Description					
		PT6.5 O	PT6.5 Output Enable					
Bit[19]	PT65OE	0	Disable					
		1	Enable					
		PT6.5 In	put Enable					
Bit[18]	Bit[18] PT65IE	0	Disable					
		1	Enable					
		PT6.5 O	utput Data					
Bit[17]	PT65DO	0	Output Low					
		1	Output High					
		PT6.5 In	put Data					
Bit[16]	PT65DI	0	Input Low					
		1	Input High					



			utput Enable
Bit[3]	PT64OE	0	Disable
		1	Enable
		PT6.4 In	put Enable
Bit[2]	PT64IE	0	Disable
		1	Enable
		PT6.4 O	utput Data
Bit[1]	PT64DO	0	Output Low
		1	Output High
		PT6.4 In	put Data
Bit[0]	PT64DI	0	Input Low
		1	Input High

	GPIO Base Address + 0x58 (0x40858)								
Symbol		SEG6/SEG7 (PT6 Control Register 2)							
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16				[16]		
Name	MASK	-	- SEG7 Data						
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	- SEG6 Data						
RW	R0W-0				RW-0				RW-1

Bit	Name	Description		
D:4[04 46]	0F0 7 Data	LCD Segment 7 Data		
DIL[21~10]	SEG / Dala	LCD Segment 7 Data Segment Data		
Bit[5~0]	SEG 6 Dala	LCD Segment 6 Data Segment Data		

15.3.4. PT6.6/PT6.7 register

•••••		· · · · · · · · · · · · · · · · · · ·							
	GPIO Base Address + 0x5C (0x4085C)								
Symbol		PT66CFG/ PT67CFG (PT6 Control Register 3)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	-	-	-	PT67OE	PT67IE	PT67DO	PT67DI
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	PT66OE PT66IE PT66DO						PT66DI
RW	R0W-0	RW-0							RW-1



Bit	Name	Descript	
		PT6.7 O	utput Enable
Bit[19]	PT67OE	0	Disable
		1	Enable
		PT6.7 In	put Enable
Bit[18]	PT67IE	0	Disable
		1	Enable
		PT6.7 O	utput Data
Bit[17]	PT67DO	0	Output Low
		1	Output High
		PT6.7 In	put Data
Bit[16]	PT67DI	0	Input Low
		1	Input High
		PT6.6 O	utput Enable
Bit[3]	PT66OE	0	Disable
		1	Enable
		PT6.6 In	put Enable
Bit[2]	PT66IE	0	Disable
		1	Enable
		PT6.6 O	utput Data
Bit[1]	PT66DO	0	Output Low
		1	Output High
		PT6.6 In	put Data
Bit[0]	PT66DI	0	Input Low
		1	Input High



	GPIO Base Address + 0x5C (0x4085C)								
Symbol		SEG8/SEG9 (PT6 Control Register 3)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	- SEG9 Data						
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	SEG8 Data					
RW	R0W-0				RW-0				RW-1

Bit	Name	Description		
D:#IQ4_461.0E	SEC 0 Data	LCD Segment 9 Data		
DIL[21~10]	SEG 9 Dala	Segment 9 Data Segment Data		
		I CD Segment 8 Data		
DII[0~0]	SEG o Dala	Segment Data		



16. GPIO PT7 MANAGEMENT

16.1. Overall description

The PT7 has 8 IO pins, which can be used as the common universal IO ports, and can also be reused as the LCD function output port, Different reuses need different configurations.




FIG. 17-1 PT7 function block diagram

The PT7 has input and output functions; and different functions should be set by different controllers.

Output mode

The controller PT7xOE [0] can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT7xDO [0] can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled.

Description: Above x represent 0~7, reflect for PT7.0~PT7.7

Input mode

The controller PT7xIE [0] can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit controller is set as <1>, the input mode of the corresponding IO port will be enabled; if it is set as <0>, the input mode of the corresponding IO port will be disabled. Whether the current input mode of the corresponding IO pin is 0 or 1 can be read via the controller PT7xDI [0]. If the IO is



set as the input mode and the chip should be connected to the external pull-up resistor; and the IO pin is not allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.

Description: Above x represent 0~7, reflect for PT7.0~PT7.7

LCD mode

The controller SEGx[5:0] determines the output data of the LCD SEGMENT. If the LCD is under the 1/6 duty mode, the SEGx[5:0] can determine the data content of the 1/6 duty data content; if the LCD is under the 1/5 duty mode, the SEGx[4:0] can determine the 1/5 duty data content; if the LCD is under the 1/4 duty mode, the SEGx[3:0] can determine the 1/4 duty data content; if the LCD is under the 1/3 duty mode, the SEGx[2:0] can determine the 1/3 duty data content.

Description: Above x represent 10~17, reflect for SEG10~SEG17

16.2. Register address

GPIO Mode Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x60(0x40860)	MASK1	PT71CFG	MASK0	PT70CFG
GPIO Base Address + 0x64(0x40864)	MASK3	PT73CFG	MASK2	PT72CFG
GPIO Base Address + 0x68(0x40868)	MASK5	PT75CFG	MASK4	PT74CFG
GPIO Base Address + 0x6C(0x4086C)	MASK7	PT77CFG	MASK6	PT76CFG

LCD Mode Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x60(0x40860)	MASK1	SEG11	MASK0	SEG10
GPIO Base Address + 0x64(0x40864)	MASK3	SEG13	MASK2	SEG12
GPIO Base Address + 0x68(0x40868)	MASK5	SEG15	MASK4	SEG14
GPIO Base Address + 0x6C(0x4086C)	MASK7	SEG17	MASK6	SEG16

LCD Register Address 0x41B04 can determine the setting is the GPIO Mode or the LCD Mode.

16.3. Register function

16.3.1. PT7.0/PT7.1 register

	GPIO Base Address + 0x60 (0x40860)								
Symbol		PT70CFG/ PT71CFG (PT7 Control Register 0)							
Bit	[31:24]	, , ,							
Name	MASK	ASK PT710E PT71IE PT71D0 PT71DI							
RW	R0W-0	W-0 RW-1							



Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT70OE	PT70IE	PT70DO	PT70DI
RW	R0W-0				RW-0				RW-1

Bit	Name	Descript	ion
		PT7.1 O	utput Enable
Bit[19]	PT71OE	0	Disable
		1	Enable
		PT7.1 In	put Enable
Bit[18]	PT71IE	0	Disable
		1	Enable
		PT7.1 O	utput Data
Bit[17]	PT71DO	0	Output Low
		1	Output High
		PT7.1 In	put Data
Bit[16]	PT71DI	0	Input Low
		1	Input High
		PT7.0 O	utput Enable
Bit[3]	PT70OE	0	Disable
		1	Enable
		PT7.0 In	put Enable
Bit[2]	PT70IE	0	Disable
		1	Enable
		PT7.0 O	utput Data
Bit[1]	PT70DO	0	Output Low
		1	Output High
		PT7.0 In	put Data
Bit[0]	PT70DI	0	Input Low
		1	Input High

		•							
			GPIO Ba	se Addre	ss + 0x60	(0x40860	O)		
Symbol		SEG10/SEG11 (PT7 Control Register 0)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	-			SEG1	1 Data		
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-			SEG1	0 Data		
RW	R0W-0		RW-0 RW-1						



Bit	Name	me Description		
Di+[04 46]	it[21~16] SEG 11 Data	LCD Segment 11 Data		
DIL[21~10]	SEG II Dala	Segment Data		
Di+[E O]	SEG 10 Data	LCD Segment 10 Data		
Dit[5~U]		Segment Data		

16.3.2. PT7.2/PT7.3 register

GPIO Base Address + 0x64 (0x40864)									
Symbol			PT72CFC	3/ PT73C	FG (PT7	Control R	egister 1)	
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	-	-	-	PT730E	PT73IE	PT73DO	PT73DI
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	SK PT720E PT72IE PT72DO						PT72DI	
RW	R0W-0	R0W-0 RW-0						RW-1	

Bit	Name	Descript	ion				
		PT7.3 Output Enable					
Bit[19]	PT73OE	0	Disable				
		1	Enable				
		PT7.3 In	PT7.3 Input Enable				
Bit[18]	PT73IE	0	Disable				
		1	Enable				
		PT7.3 O	utput Data				
Bit[17]	PT73DO	0	Output Low				
		1	Output High				
		PT7.3 In	put Data				
Bit[16]	PT73DI	0	Input Low				
		1	Input High				
		PT7.2 O	utput Enable				
Bit[3]	PT72OE	0	Disable				
		1	Enable				
			put Enable				
Bit[2]	PT72IE	0	Disable				
		1	Enable				
Bit[1]	PT72DO	PT7.2 O	utput Data				
ביין ויין	P172DO	0	Output Low				



		1	Output High
	PT7.		put Data
Bit[0]	PT72DI	0	Input Low
		1	Input High

	GPIO Base Address + 0x64 (0x40864)								
Symbol		SEG12/SEG13 (PT7 Control Register 1)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	-			SEG1	3 Data		
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	- SEG12 Data						
RW	R0W-0		RW-0 RW-						RW-1

Bit	Name	Description
Di+[04 46]	t[21~16] SEG 13 Data	LCD Segment 13 Data
DIL[21~10]	SEG IS Dala	Segment Data
Di+[E_0]	SEC 12 Data	LCD Segment 12 Data
Біцэ~ој	SEG 12 Data	Segment Data

16.3.3. PT7.4/PT7.5 register

	GPIO Base Address + 0x68 (0x40868)								
Symbol			PT74CFC	3/ PT75C	FG (PT7	Control R	egister 2)	
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	-	-	-	PT75OE	PT75IE	PT75DO	PT75DI
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT74OE	PT74IE	PT74DO	PT74DI
RW	R0W-0	ROW-0 RW-0							RW-1

Bit	Name	Descripti	Description			
		PT7.5 O	utput Enable			
Bit[19]	PT75OE	0	Disable			
		1	Enable			
		PT7.5 In	put Enable			
Bit[18]	PT75IE	0	Disable			
		1	Enable			
Bit[17]	PT75DO	PT7.5 Output Data				



		0	Output Low			
		1	Output High			
		PT7.5 In	put Data			
Bit[16]	PT75DI	0	Input Low			
		1	Input High			
		PT7.4 O	utput Enable			
Bit[3]	PT74OE	0	Disable			
		1	Enable			
		PT7.4 In	PT7.4 Input Enable			
Bit[2]	PT74IE	0	Disable			
		1	Enable			
		PT7.4 O	utput Data			
Bit[1]	PT74DO	0	Output Low			
		1	Output High			
		PT7.4 In	put Data			
Bit[0]	PT74DI	0	Input Low			
		1	Input High			

	GPIO Base Address + 0x68 (0x40868)									
Symbol			SEG1	4/SEG15	(PT7 Cor	ntrol Regi	ster 2)			
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]	
Name	MASK	-	- SEG15 Data							
RW	R0W-0				RW-0				RW-1	
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Name	MASK	- SEG14 Data								
RW	R0W-0				RW-0	W-0 RW-1				

Bit	Name	Description
Di+[04 46]	SEG 15 Data	LCD Segment 15 Data
DIL[21~10]	SEG 15 Data	Segment Data
D:+[E 0]	SEG 14 Data	LCD Segment 14 Data
Dit[5~0]		Segment Data



16.3.4. PT7.6/PT7.7 register

	GPIO Base Address + 0x6C (0x4086C)								
Symbol		PT76CFG/ PT77CFG (PT7 Control Register 3)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	MASK PT770E PT77IE PT77DO							PT77DI
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	MASK PT760E PT76IE PT76DO							
RW	R0W-0				RW-0				RW-1

Bit	Name	Descript	tion			
- Dit	rianio	-	Output Enable			
Bit[19]	PT77OE	0	Disable			
		1	Enable			
		PT7.7 Input Enable				
Bit[18]	PT77IE	0	Disable			
		1	Enable			
		PT7.7 C	Output Data			
Bit[17]	PT77DO	0	Output Low			
		1	Output High			
		PT7.7 Ir	nput Data			
Bit[16]	PT77DI	0	Input Low			
		1	Input High			
		PT7.6 Output Enable				
Bit[3]	PT76OE	0	Disable			
		1	Enable			
		PT7.6 Ir	nput Enable			
Bit[2]	PT76IE	0	Disable			
		1	Enable			
		PT7.6 C	Output Data			
Bit[1]	PT76DO	0	Output Low			
		1	Output High			
		PT7.6 Ir	nput Data			
Bit[0]	PT76DI	0	Input Low			
		1	Input High			



	GPIO Base Address + 0x6C (0x4086C)								
Symbol	mbol SEG16/SEG17 (PT7 Control Register 3)								
Bit	[31:24]	[23]	23] [22] [21] [20] [19] [18] [17] [16]						
Name	MASK	-	- SEG17 Data						
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	K - SEG16 Data							
RW	R0W-0				RW-0				RW-1

Bit	Name	Description		
D:+[04 46]	SEC 17 Data	LCD Segment 17 Data		
DIL[21~10]	SEG II Dala	LCD Segment 17 Data Segment Data		
		I CD Segment 16 Data		
םוונט~טן	SEG 10 Dala	Segment Data		



17. GPIO PT8 MANAGEMENT

17.1. Overall description

The PT8 has 8 IO pins, which can be used as the common universal IO ports, and can also be reused as the LCD function output port, SPI, UART, and PWM. Different reuses need different configurations.




FIG. 18-1 PT8 function block diagram

The PT8 has input and output functions; and different functions should be set by different controllers.

Output mode

The controller PT8xOE [0] can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT8xDO [0] can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled.

Description: Above x represent 0~7, reflect for PT8.0~PT8.7

Input mode

The controller PT8xIE [0] can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit controller is set as <1>, the input mode of the corresponding IO port will be enabled; if it is set as <0>, the

HY16F3981 User's Guide 21-bit ENOB ΣΔΑDC,32-bit MCU & 64 KB Flash 4X32~6X30 LCD Driver



input mode of the corresponding IO port will be disabled. Whether the current input mode of the corresponding IO pin is 0 or 1 can be read via the controller PT8xDI [0]. If the IO is set as the input mode and the chip should be connected to the external pull-up resistor; and the IO pin is not allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.

Description: Above x represent 0~7, reflect for PT8.0~PT8.7

LCD mode

The controller SEGx[5:0] determines the output data of the LCD SEGMENT. If the LCD is under the 1/6 duty mode, the SEGx[5:0] can determine the data content of the 1/6 duty data content; if the LCD is under the 1/5 duty mode, the SEGx[4:0] can determine the 1/5 duty data content; if the LCD is under the 1/4 duty mode, the SEGx[3:0] can determine the 1/4 duty data content; if the LCD is under the 1/3 duty mode, the SEGx[2:0] can determine the 1/3 duty data content.

Description: Above x represent 18~25, reflect for SEG18~SEG25



17.2. Register address

GPIO Mode Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x70(0x40870)	MASK1	PT81CFG	MASK0	PT80CFG
GPIO Base Address + 0x74(0x40874)	MASK3	PT83CFG	MASK2	PT82CFG
GPIO Base Address + 0x78(0x40878)	MASK5	PT85CFG	MASK4	PT84CFG
GPIO Base Address + 0x7C(0x4087C)	MASK7	PT87CFG	MASK6	PT86CFG

LCD Mode Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x70(0x40870)	MASK1	SEG19	MASK0	SEG18
GPIO Base Address + 0x74(0x40874)	MASK3	SEG21	MASK2	SEG20
GPIO Base Address + 0x78(0x40878)	MASK5	SEG23	MASK4	SEG22
GPIO Base Address + 0x7C(0x4087C)	MASK7	SEG25	MASK6	SEG24

LCD Register Address 0x41B04 can determine the setting is the GPIO Mode or the LCD Mode.

17.3. Register function

17.3.1. PT8.0/PT8.1 register

	GPIO Base Address + 0x70 (0x40870)								
Symbol			PT80CFC	3/ PT81C	FG (PT8	Control R	egister 0)	
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	MASK PT810E PT81IE PT81DO							
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	MASK PT800E PT80IE PT80DO							
RW	R0W-0	R0W-0 RW-0							RW-1

Bit	Name	Descript	ion				
		PT8.1 O	utput Enable				
Bit[19]	PT81OE	0	Disable				
		1	Enable				
		PT8.1 In	put Enable				
Bit[18]	PT81IE	0	Disable				
		1	Enable				
		PT8.1 O	utput Data				
Bit[17]	PT81DO	0	Output Low				
		1	Output High				
		PT8.1 In	put Data				
Bit[16]	PT81DI	0	Input Low				
		1	Input High				
Bit[3]	PT80OE	PT8.0 O	PT8.0 Output Enable				



		0	Disable
		1	Enable
		PT8.0 In	put Enable
Bit[2]	PT80IE	0	Disable
		1	Enable
		PT8.0 O	utput Data
Bit[1]	PT80DO	0	Output Low
		1	Output High
		PT8.0 In	put Data
Bit[0]	PT80DI	0	Input Low
		1	Input High

	GPIO Base Address + 0x70 (0x40870)								
Symbol	SEG18/SEG19 (PT8 Control Register 0)								
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	ASK SEG19 Data							
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	MASK SEG18 Data							
RW	R0W-0				RW-0				RW-1

Bit	Name	Description
D:+[04 46]	SEC 10 Data	LCD Segment 19 Data
DIL[21~10]	SEG 19 Data	Segment Data
D:+[E 0]	SEC 19 Data	LCD Segment 18 Data
םוננס~טן	SEG 18 Data	Segment Data



17.3.2. PT8.2/PT8.3 register

	GPIO Base Address + 0x74 (0x40874)								
Symbol	PT82CFG/ PT83CFG (PT8 Control Register 1)								
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	PT83OE PT83IE PT83DO						
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	MASK PT820E PT82IE PT82DO							
RW	R0W-0	R0W-0 RW-0							RW-1

Bit	Name	Descript	ion
		PT8.3 O	utput Enable
Bit[19]	PT83OE	0	Disable
		1	Enable
		PT8.3 In	put Enable
Bit[18]	PT83IE	0	Disable
		1	Enable
		PT8.3 O	utput Data
Bit[17]	PT83DO	0	Output Low
		1	Output High
		PT8.3 In	put Data
Bit[16]	PT83DI	0	Input Low
		1	Input High
		PT8.2 O	utput Enable
Bit[3]	PT82OE	0	Disable
		1	Enable
		PT8.2 In	put Enable
Bit[2]	PT82IE	0	Disable
		1	Enable
		PT8.2 O	utput Data
Bit[1]	PT82DO	0	Output Low
		1	Output High
		PT8.2 In	put Data
Bit[0]	PT82DI	0	Input Low
		1	Input High



	GPIO Base Address + 0x74 (0x40874)										
Symbol		SEG20/SEG21 (PT8 Control Register 1)									
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]		
Name	MASK	-	- SEG21 Data								
RW	R0W-0				RW-0				RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK	ASK SEG20 Data									
RW	R0W-0				RW-0				RW-1		

Bit	Name	Description
D:+[04 46]	SEC 21 Data	LCD Segment 21 Data
DIL[21~10]	SEG 21 Data	LCD Segment 21 Data Segment Data
		I CD Segment 20 Data
םונןט~טן	SEG 20 Dala	Segment Data



17.3.3. PT8.4/PT8.5 register

	GPIO Base Address + 0x78 (0x40878)										
Symbol		PT84CFG/ PT85CFG (PT8 Control Register 2)									
Bit	[31:24]	[31:24] [23] [22] [21] [20] [19] [18] [17]							[16]		
Name	MASK	MASK PT850E PT85IE PT85DO F							PT85DI		
RW	R0W-0				RW-0				RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK	MASK PT840E PT84IE PT84DO							PT84DI		
RW	R0W-0	R0W-0 RW-0							RW-1		

Bit	Name	Descript	on
		PT8.5 O	utput Enable
Bit[19]	PT85OE	0	Disable
		1	Enable
		PT8.5 In	put Enable
Bit[18]	PT85IE	0	Disable
		1	Enable
		PT8.5 O	utput Data
Bit[17]	PT85DO	0	Output Low
		1	Output High
		PT8.5 In	put Data
Bit[16]	PT85DI	0	Input Low
		1	Input High
		PT8.4 O	utput Enable
Bit[3]	PT84OE	0	Disable
		1	Enable
		PT8.4 In	put Enable
Bit[2]	PT84IE	0	Disable
		1	Enable
		PT8.4 O	utput Data
Bit[1]	PT84DO	0	Output Low
		1	Output High
		PT8.4 In	put Data
Bit[0]	PT84DI	0	Input Low
		1	Input High



	GPIO Base Address + 0x78 (0x40878)									
Symbol		SEG22/SEG23 (PT8 Control Register 2)								
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]	
Name	MASK	-	- SEG23 Data							
RW	R0W-0				RW-0				RW-1	
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Name	MASK	SEG22 Data								
RW	R0W-0				RW-0				RW-1	

Bit	Name	Description
D:+[04 46]	SEC 22 Data	LCD Segment 23 Data
DIL[21~10]	SEG 23 Data	Segment Data
		I CD Segment 22 Data
DII[3~U]	SEG 22 Data	Segment Data



17.3.4. PT8.6/PT8.7 register

	GPIO Base Address + 0x7C (0x4087C)										
Symbol		PT86CFG/ PT87CFG (PT8 Control Register 3)									
Bit	[31:24]	[31:24] [23] [22] [21] [20] [19] [18] [17]						[16]			
Name	MASK	ASK PT870E PT87IE PT87DO							PT87DI		
RW	R0W-0				RW-0				RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK PT860E PT86IE PT86DO							PT86DI			
RW	R0W-0	R0W-0 RW-0							RW-1		

Bit	Name	Descript	tion
- Dit	Name		Output Enable
Bit[19]	PT87OE	0	Disable
		1	Enable
		PT8.7 lr	nput Enable
Bit[18]	PT87IE	0	Disable
		1	Enable
		PT8.7 C	Output Data
Bit[17]	PT87DO	0	Output Low
		1	Output High
		PT8.7 Ir	nput Data
Bit[16]	PT87DI	0	Input Low
		1	Input High
		PT8.6 C	Output Enable
Bit[3]	PT86OE	0	Disable
		1	Enable
		PT8.6 Ir	nput Enable
Bit[2]	PT86IE	0	Disable
		1	Enable
		PT8.6 C	Output Data
Bit[1]	PT86DO	0	Output Low
		1	Output High
		PT8.6 Ir	nput Data
Bit[0]	PT86DI	0	Input Low
		1	Input High



	GPIO Base Address + 0x7C (0x4087C)										
Symbol		SEG24/SEG25 (PT8 Control Register 3)									
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]								
Name	MASK	-	- SEG25 Data								
RW	R0W-0				RW-0				RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK	IASK SEG24 Data									
RW	R0W-0				RW-0				RW-1		

Bit	Name	Description
D:#[04 46]	SEC 25 Data	LCD Segment 25 Data
DIL[21~10]	SEG 25 Dala	LCD Segment 25 Data Segment Data
		I CD Segment 24 Data
סוננס~טן	SEG 24 Dala	Segment Data



18. GPIO PT9 MANAGEMENT

18.1. Overall description

The PT9 has 6 IO pins, which can be used as the common universal IO ports, and can also be reused as the LCD function output, SPI, UART, and PWM. Different reuses need different configurations.




FIG. 19-1 PT9 function block diagram

The PT9 has input and output functions; and different functions should be set by different controllers.

Output mode

The controller PT9xOE [0] can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT9xDO [0] can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled.

Description: Above x represent 0~5, reflect for PT9.0~PT9.5

Input mode

The controller PT9xIE [0] can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit controller is set as <1>, the input mode of the corresponding IO port will be enabled; if it is set as <0>, the input mode of the corresponding IO port will be disabled. Whether current input mode of

HY16F3981 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 64 KB Flash 4X32~6X30 LCD Driver



the corresponding IO pin is 0 or 1 can be read via the controller PT9xDI [0]. If the IO is set as the input mode and the chip should be connected to the external pull-up resistor; and the IO pin is not allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.

Description: Above x represent 0~5, reflect for PT9.0~PT9.5

LCD mode

The controller SEGx[5:0] determines the output data of the LCD SEGMENT. If the LCD is under the 1/6 duty mode, the SEGx[5:0] can determine the data content of the 1/6 duty data content; if the LCD is under the 1/5 duty mode, the SEGx[4:0] can determine the 1/5 duty data content; if the LCD is under the 1/4 duty mode, the SEGx[3:0] can determine the 1/4 duty data content; if the LCD is under the 1/3 duty mode, the SEGx[2:0] can determine the 1/3 duty data content.

Description: Above x represent 26~31, reflect for SEG26~SEG31



18.2. Register address

GPIO Mode Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x80(0x40880)	MASK1	PT91CFG	MASK0	PT90CFG
GPIO Base Address + 0x84(0x40884)	MASK3	PT93CFG	MASK2	PT92CFG
GPIO Base Address + 0x88(0x40888)	MASK5	PT95CFG	MASK4	PT94CFG
GPIO Base Address + 0x8C(0x4088C)	Rsv	Rsv	Rsv	Rsv

LCD Mode Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x80(0x40880)	MASK1	SEG27	MASK0	SEG26
GPIO Base Address + 0x84(0x40884)	MASK3	SEG29	MASK2	SEG28
GPIO Base Address + 0x88(0x40888)	MASK5	SEG31	MASK4	SEG30
GPIO Base Address + 0x8C(0x4088C)	Rsv	Rsv	Rsv	Rsv

LCD Register Address 0x41B04 can determine the setting is the GPIO Mode or the LCD Mode.

18.3. Register function

18.3.1. PT9.0/PT9.1 register

GPIO Base Address + 0x80 (0x40880)									
Symbol			PT90CFC	3/ PT91C	FG (PT9	Control R	egister 0)	
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	-	-	-	PT910E	PT91IE	PT91DO	PT91DI
RW	R0W-0		RW-0						RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	_	-	PT90OE	PT90IE	PT90DO	PT90DI
RW	R0W-0	RW-0						RW-1	

Bit	Name	Description		
		PT9.1 O	utput Enable	
Bit[19]	PT91OE	0	Disable	
		1	Enable	
		PT9.1 In	put Enable	
Bit[18]	PT91IE	0	Disable	
		1	Enable	
		PT9.1 O	utput Data	
Bit[17]	PT91DO	0	Output Low	
		1	Output High	
		PT9.1 In	put Data	
Bit[16]	PT91DI	0	Input Low	
		1	Input High	



		PT9.0 O	utput Enable
Bit[3]	PT90OE	0	Disable
		1	Enable
		PT9.0 In	put Enable
Bit[2]	PT90IE	0	Disable
		1	Enable
		PT9.0 O	utput Data
Bit[1]	PT90DO	0	Output Low
		1	Output High
		PT9.0 In	put Data
Bit[0]	PT90DI	0	Input Low
		1	Input High

	GPIO Base Address + 0x80 (0x40880)								
Symbol		SEG26/SEG27 (PT9 Control Register 0)							
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]						[16]
Name	MASK	-	- SEG27 Data						
RW	R0W-0		RW-0					RW-1	
Bit	[15:08]	[7]	[7] [6] [5] [4] [3] [2] [1]					[0]	
Name	MASK	-	- SEG26 Data						
RW	R0W-0		RW-0						RW-1

Bit	Name	Description
Bit[21~16] SE	SEC 27 Data	LCD Segment 27 Data
	SEG 21 Dala	Segment Data
D:+[E 0]	0L ISEG 26 Data⊦	LCD Segment 26 Data
DII[O~U]		Segment Data



18.3.2. PT9.2/PT9.3 register

GPIO Base Address + 0x84 (0x40884)									
Symbol		PT92CFG/ PT93CFG (PT9 Control Register 1)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	-	-	-	PT93OE	PT93IE	PT93DO	PT93DI
RW	R0W-0		RW-0						RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT92OE	PT92IE	PT92DO	PT92DI
RW	R0W-0				RW-0				RW-1

Bit	Name	Descript	ion
		PT9.3 O	utput Enable
Bit[19]	PT93OE	0	Disable
		1	Enable
		PT9.3 In	put Enable
Bit[18]	PT93IE	0	Disable
		1	Enable
		PT9.3 O	utput Data
Bit[17]	PT93DO	0	Output Low
		1	Output High
		PT9.3 In	put Data
Bit[16]	PT93DI	0	Input Low
		1	Input High
		PT9.2 O	utput Enable
Bit[3]	PT92OE	0	Disable
		1	Enable
		PT9.2 In	put Enable
Bit[2]	PT92IE	0	Disable
		1	Enable
		PT9.2 O	utput Data
Bit[1]	PT92DO	0	Output Low
		1	Output High
		PT9.2 In	put Data
Bit[0]	PT92DI	0	Input Low
		1	Input High



When LCD Mode

			GPIO Ba	se Addres	ss + 0x84	(0x40884	4)				
Symbol			SEG2	8/SEG29	(PT9 Cor	ntrol Regi	ster 1)				
Bit	[31:24]	[23]	[22]	[21]	[21] [20] [19] [18] [17] [16]						
Name	MASK	-	-	SEG29 Data							
RW	R0W-0				RW-0				RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK	-	-	SEG28 Data							
RW	R0W-0				RW-0						

Bit	Name	Description
Bit[21~16]	SEC 20 Data	LCD Segment 29 Data
	SEG 29 Data	Segment Data
		LCD Segment 28 Data
וונס~טן	SEG 20 Dala	Segment Data



18.3.3. PT9.4/PT9.5 register

When GPIO Mode.

			GPIO Ba	se Addres	ss + 0x88	(0x4088	3)			
Symbol			PT94CF0	3/ PT95C	FG (PT9	Control R	egister 2)		
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]	
Name	MASK	-	-	-	-	PT95OE	PT95IE	PT95DO	PT95DI	
RW	R0W-0				RW-0				RW-1	
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Name	MASK	-	-	-	-	PT940E	PT94IE	PT94DO	PT94DI	
RW	R0W-0		RW-0							

Bit	Name	Descript	ion						
		PT9.5 O	utput Enable						
Bit[19]	PT95OE	0	Disable						
		1	Enable						
		PT9.5 In	put Enable						
Bit[18]	PT95IE	0	Disable						
		1	Enable						
		PT9.5 O	utput Data						
Bit[17]	PT95DO	0	Output Low						
		1	Output High						
	PT95DI	PT9.5 In	PT9.5 Input Data						
Bit[16]		0	Input Low						
		1	Input High						
		PT9.4 Output Enable							
Bit[3]	PT94OE	0	Disable						
		1	Enable						
		PT9.4 In	put Enable						
Bit[2]	PT94IE	0	Disable						
		1	Enable						
		PT9.4 O	utput Data						
Bit[1]	PT94DO	0	Output Low						
		1	Output High						
		PT9.4 In	put Data						
Bit[0]	PT94DI	0	Input Low						
		1	Input High						



When LCD Mode

			GPIO Ba	se Addres	ss + 0x88	(0x4088	3)				
Symbol			SEG3	0/SEG31	(PT9 Cor	ntrol Regi	ster 2)				
Bit	[31:24]	[23]	[22]	[21]	[21] [20] [19] [18] [17] [16]						
Name	MASK	-	-	SEG31 Data							
RW	R0W-0				RW-0				RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK	-	-	SEG30 Data							
RW	R0W-0				RW-0						

Bit	Name	Description
Bit[21~16]	SEC 21 Data	LCD Segment 31 Data
	SEG 31 Data	Segment Data
		I CD Segment 30 Data
DII[0~0]	SEG 30 Dala	Segment Data



19. GPIO PT13 MANAGEMENT

19.1. Overall description

The PT13 has 6 IO pins, which can be used as the common universal IO ports, and can also be reused as the LCD function output port. Different reuses need different configurations.




FIG. 20-1 PT13 function block diagram

The PT13 has input and output functions; and different functions should be set by different controllers.

Output mode

The controller PT13xOE [0] can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT13xDO [0] can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled.

Description: Above x represent 0~5, reflect for PT13.0~PT13.5

Input mode

The controller PT13xIE [0] can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit controller is set as <1>, the input mode of the corresponding IO port will be enabled; if it is set as <0>, the input mode of the corresponding IO port will be disabled. If the IO is set as the input mode and the chip should be connected to the external pull-up resistor; and the IO pin is not



allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.

Description: Above x represent 0~5, reflect for PT13.0~PT13.5

LCD mode

The controller SEG0[3:0] and SEG1[20:16] determines the output data of the LCD SEGMENT. The SEG0 only supports the 1/3 duty and 1/4duty; and the SEG1 supports the 1/3 duty, 1/4 duty and 1/5duty.

19.2. Register address

GPIO Mode Register Address	31	24	23	16	15	8	7	0
GPIO Base Address + 0xC0(0x408C0)	MA	SK1	PT13	1CFG	MASK0		PT130CFG	
GPIO Base Address + 0xC4(0x408C4)	MA	SK3	PT13	3CFG	MAS	SK2	PT13	2CFG
GPIO Base Address + 0xC8(0x408C8)	MA	SK5	PT13	5CFG	MAS	SK4	PT13	4CFG

LCD Mode Register Address	31	24	23	16	15	8	7	0
GPIO Base Address + 0xC8(0x408C8)	MA	SK5	SE	G1	MAS	SK4	SE	G0

LCD Register Address 0x41B08 can determine the setting is the GPIO Mode or the LCD Mode.

19.3. Register function

19.3.1. PT13.0/PT13.1 register

When GPIO Mode.

	GPIO Base Address + 0xC0 (0x408C0)												
Symbol		PT130CFG/ PT131CFG (PT13 Control Register 0)											
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]				
Name	MASK	-	PT1310E PT131IE PT131DO										
RW	R0W-0				RW-0	0			RW-1				
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
Name	MASK	-	-	-	_	PT1300E	PT130IE	PT130DO	PT130DI				
RW	R0W-0		RW-0										

	Bit	Name	Descript	escription					
			PT13.1 (T13.1 Output Enable					
	Bit[19] PT131OE		0	Disable					
			1	Enable					
	Bit[18]	PT131IE	PT13.1 I	nput Enable					



		0	Disable					
		1	Enable					
		PT13.1 (Output Data					
Bit[17]	PT131DO	0	Output Low					
		1	Output High					
		PT13.1 I	PT13.1 Input Data					
Bit[16]	PT131DI	0	Input Low					
		1	Input High					
	PT130OE	PT13.0 (Output Enable					
Bit[3]		0	Disable					
		1	Enable					
		PT13.0 Input Enable						
Bit[2]	PT130IE	0	Disable					
		1	Enable					
		PT13.0 (Output Data					
Bit[1]	PT130DO	0	Output Low					
		1	Output High					
		PT13.0 I	nput Data					
Bit[0]	PT130DI	0	Input Low					
		1	Input High					

19.3.2. PT13.2/PT13.3 register

When LCD Mode

GPIO Base Address + 0xC8 (0x408C8)												
Symbol		PT134CFG/ PT135CFG (PT13 Control Register 2)										
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]			
Name	MASK	-	-	-	-	PT1350E	PT135IE	PT135DO	PT135DI			
RW	R0W-0				RW-0				RW-1			
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Name	MASK	-	-	-	-	PT1340E	PT134IE	PT134DO	PT134DI			
RW	R0W-0	RW-0										

Bit	Name	Description					
		PT13.5 O	PT13.5 Output Enable				
Bit[19]	PT1350E	0	Disable				
		1	Enable				
		PT13.5 In	put Enable				
Bit[18]	PT135IE	0	Disable				
		1	Enable				
Di+[47]	PT135DO	PT13.5 O	utput Data				
Bit[17]		0	Output Low				



		1	Output High
		PT13.5 In	put Data
Bit[16]	PT135DI	0	Input Low
		1	Input High
		PT13.4 O	utput Enable
Bit[03]	PT134OE	0	Disable
		1	Enable
		PT13.4 In	put Enable
Bit[02]	PT134IE	0	Disable
		1	Enable
		PT13.4 O	utput Data
Bit[01]	PT134DO	0	Output Low
		1	Output High
	PT134DI	PT13.4 In	put Data
Bit[00]		0	Input Low
		1	Input High

When LCD Mode

	GPIO Base Address + 0xC8 (0x408C8)								
Symbol		SEG0/SEG1 (PT13 Control Register 2)							
Bit	[31:24]	[23]	23] [22] [21] [20] [19] [18] [17] [1						[16]
Name	MASK	-	- SEG1 Data						
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	SEG0 Data						
RW	R0W-0		RW-0 RW-1						RW-1

Bit	Name	Description
Bit[20~16] SEG 1 [SEC 1 Data	LCD Segment 1 Data (support 1/3 or 1/4 or 1/5 duty mode)
DII[20~10]	SEG I Dala	Segment Data
Bit[03~00]	SEG 0 Data	LCD Segment 0 Data (support 1/3 or 1/4 duty mode)
DII[U3~UU]	SEG U Dala	Segment Data

When LCD Mode

	GPIO Base Address + 0x94 (0x40894)								
Symbol		SEG0/SEG1 (PT10 Control Register 1)							
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17]						
Name	MASK	-	- SEG1 Data						
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	- SEG0 Data						
RW	R0W-0				RW-0				RW-1

Bit	Name	Description			
D:+[20 46]	SEC 1 Data	LCD Segment 1 Data (support 1/3 or 1/4 or 1/5 duty mode)			
DI[20~10]	SEG I Dala	LCD Segment 1 Data (support 1/3 or 1/4 or 1/5 duty mode) Segment Data			
Bit[3~0]	SEG U Dala	LCD Segment 0 Data (support 1/3 or 1/4 duty mode) Segment Data			



20. GPIO MANAGEMENT

20.1. Overall description

The chip has multiple universal IO ports, and most of them have reuse functions; their reuse functions should be controlled by the registers. The chapter will introduce the control of the reuse functions of the IO ports.

Each IO port has multiple reuse functions but only one of these functions can work at a time; thus, if it is not necessary to use the reuse functions, please remember to disable them for other functions. However, some reuse functions can work together, such as PT2; when they are set as the external input ports; they can be set as the input ports of the IIC, SPI and UART, etc. Please note that the above situation is on the condition that they are set as the input ports; in this way, the external interrupt functions generated by communication can be realized by the communication signals and the external interrupt functions. In general, the reuse functions should be used on a group basis and only one group can work at a time. If the SPI function is used, the CS_3, CK_3, MISO_3 and MOSI_3 are the first group, and the CS_4, CK_4, MISO_4 and MOSI_4 are the second group, and so on. When using the SPI, the user can select the first group or the second group according to the actual requirements but only one group can work at a time. When the user needs use the communication SPI, I2C, UART and the like, the user can set the SPI to use the first group (CS_3, CK_3, MISO_3 and MOSI_3), set the I2C to use the third group (SCL_7 and SDA_7), and set the UART to use the fourth group (Tx2_4 and Rx2_4). In this way, the desired effect can be achieved by the different configuration of the pins.

The following table lists the Multiplexing functions of all IO pins and their priority level; 0 stands for the highest level and 6 stands for the lowest level.

Function	INT	Timer C Capture	Special Function	SPI	I ² C	UART	AIP	Analog	Timer B/B2 PWM
Output Priority	I/P	I/P	0	1	2	3	4	5	6
PT2.0	INT2.0	TCI1_5		CS_3	SCL_5	Tx_3			PWM0_3
PT2.1	INT2.1	TCI2_5		CK_3	SDA_5	Rx_3			PWM1_3
PT2.2	INT2.2	TCI1_6		MISO_3	SCL_6	Tx2_3			PWM2_3
PT2.3	INT2.3	TCI2_6		MOSI_3	SDA_6	Rx2_3			PWM3_3
PT2.4	INT2.4	TCI1_7	LS_XOUT	CS_4	SCL_7	Tx_4			PWM0_4
PT2.5	INT2.5	TCI2_7	LS_XIN	CK_4	SDA_7	Rx_4			PWM1_4
PT2.6	INT2.6	TCI1_8	HS_XIN	MISO_4	SCL_8	Tx2_4			PWM2_4
PT2.7	INT2.7	TCI2_8	HS_XOUT	MOSI_4	SDA_8	Rx2_4			PWM3_4
PT3.0	INT3.0						OPO1	AIO8	
PT3.1	INT3.1						OPO2	DAO	
PT3.2	INT3.2							AIO4	
PT3.3	INT3.3							AIO5	
PT3.4	INT3.4							AIO6/LVDIN	



Function	INT	Timer C Capture	Special Function	SPI	I ² C	UART	AIP	Analog	Timer B/B2 PWM
Output Priority	I/P	I/P	0	1	2	3	4	5	6
PT3.5	INT3.5							AIO7	
PT3.6	INT3.6							REFO	
PT3.7	INT3.7							R2ROPO	
RESET	RESET								
AIO0								AIO0	
AIO1								AIO1	
AIO2								AIO2	
AIO3								AIO3	
PT13.0			COM 0						
PT13.1			COM 1						
PT13.2			COM 2						
PT13.3			COM 3						
PT13.4			COM 4 / SEG 0						
PT13.5			COM 5 / SEG 1						
PT6.0			SEG 2						
PT6.1			SEG 3						
PT6.2			SEG 4						
PT6.3			SEG 5						
PT6.4			SEG 6						
PT6.5			SEG 7						
PT6.6			SEG 8						
PT6.7			SEG 9						
PT7.0			SEG 10						
PT7.1		TCI3_1	SEG 11						
PT7.2			SEG 12						
PT7.3		TCI3_2	SEG 13						
PT7.4			SEG 14						
PT7.5		TCI3_3	SEG 15						
PT7.6			SEG 16						
PT7.7		TCI3_4	SEG 17						
PT8.0			SEG 18	CS_5		Tx_5			PWM0_5
PT8.1		TCI3_5	SEG 19	CK_5		Rx_5			PWM1_5
PT8.2			SEG 20	MISO_5		Tx2_5			PWM2_5
PT8.3		TCI3_6	SEG 21	MOSI_5		Rx2_5			PWM3_5
PT8.4			SEG 22	CS_6		Tx_6			PWM0_6



Function	INT	Timer C Capture	Special Function	SPI	I ² C	UART	AIP	Analog	Timer B/B2 PWM
Output Priority	I/P	I/P	0	1	2	3	4	5	6
PT8.5		TCI3_7	SEG 23	CK_6		Rx_6			PWM1_6
PT8.6			SEG 24	MISO_6		Tx2_6			PWM2_6
PT8.7		TCI3_8	SEG 25	MOSI_6		Rx2_6			PWM3_6
PT9.0			SEG 26	CS_7		Tx_7			PWM0_7
PT9.1			SEG 27	CK_7		Rx_7			PWM1_7
PT9.2			SEG 28	MISO_7		Tx2_7			PWM2_7
PT9.3			SEG 29	MOSI_7		Rx2_7			PWM3_7
PT9.4			SEG 30			Tx_8			PWM0_8
PT9.5			SEG 31			Rx_8			PWM1_8

Table 20-1 IO pin Multiplexing functions and priority levels

20.2. Register address

GPIO Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x40(0x40840)	MASK1	GPIOMCR1	MASK0	GPIOMCR0
GPIO Base Address + 0x44(0x40844)	MASK3	GPIOMCR3	MASK2	GPIOMCR2
GPIO Base Address + 0x48(0x40848)	MASK5	GPIOMCR5	MASK4	GPIOMCR4
GPIO Base Address + 0x4C(0x4084C)	MASK7	GPIOMCR7	MASK6	GPIOMCR6

20.3. Register function

20.3.1. GPIO Multiplexing function control register GPIOMCR0/ GPIOMCR1

	GPIO Base Address + 0x40 (0x40840)								
Symbol		GPIOMCR0/ GPIOMCR1 (GPIO multiplex Control Register 0)							
Bit	[31:24]	[23:22]	[21]	[20]	[19]	[18]	[17]	[16]	
Name	MASK	-	PTCOPS PTCOPE -				-	Rsv	
RW	R0W-0	-	-	-	RW-0	RW-0	-	RW-0	
Bit	[15:08]	[7	:5]		[4:2]		[1]	[0]	
Name	MASK	PTCT	C[2:0]	[2:0] PTPW[2:0] PTPW1E PTPW0E					
RW	R0W-0				RW-0				

Bit	Name	Descrip	Description				
		Rail-to-l	Rail-to-Rail OPAMP digital signal output port selection				
Bit[19]	PTCOPS	0	Port 3.0=Rail-to-Rail Output				
		1	Port 3.1=Rail-to-Rail Output				
		Rail-to-l	Rail-to-Rail OPAMP digital signal output port enable control				
Bit[18]	PTCOPE	0	Disable, no output				
		1	Enable, output to the set target port				
Bit[16]	PTCCPE	Comparator output end IO port enable control					



		0	Disable, only used as a common IO, and no signal outputted					
		1	Enable					
		Capture	Capture comparator signal input end IO selection					
		000	Rsv	Rsv		Port 7.1 =TCI3		
		001	Rsv	Rsv		Port 7.3 =TCI3		
		010	Rsv	Rsv		Port 7.5 =TCl3		
Bit[7~5]	PTCTC	011	Rsv	Rsv		Port 7.7 =TCl3		
		100	Port 2.0 =TCI1	Port 2.1 =	TCI2	Port 8.1 =TCl3		
		101	Port 2.2 =TCI1	Port 2.3 =	TCI2	Port 8.3 =TCl3		
		110	Port 2.4 =TCI1	Port 2.5 =	TCI2	Port 8.5 =TCl3		
		111	Port 2.6 =TCI1	Port 2.7 =	TCI2	Port 8.7 =TCl3		
		PWM o	output end IO port selection					
		000	Rsv		Rsv			
		001	Rsv		Rsv			
		010	Port 2.0 =PWM0		Port 2.1 =PWM1			
Bit[4~2]	PTPW	011	Port 2.4 =PWM0		Port 2.5 =PWM1			
		100	Port 8.0 =PWM0		Port 8.1 =PWM1			
		101	Port 8.4 =PWM0		Port 8.5 =PWM1			
		110	Port 9.0 =PWM0		Port 9.1 =PWM1			
		111	Port 9.4 = PWM0 Port 9.5 :		Port 9.5 =	PWM1		
		PWM 1	IO port input enable	control				
Bit[1]	PTPW1E	0	Disable (no output fr	om the IO	port)			
		1	Enable (the output port is set by the PTPW)					
		PWM 0	IO port input enable	control				
Bit[0]	PTPW0E	0	Disable (no output fo	or the IO po	ort)			
		1	Enable (the output p	ort is set b	y the PTP\	V)		

20.3.2. GPIO Multiplexing function control register GPIOMCR2/ GPIOMCR3

	J		- J				
	GPIO Base Address + 0x44 (0x40844)						
Symbol	ymbol GPIOMCR2/ GPIOMCR3 (GPIO Multiplex Control Register 1)						
Bit	[31:24]	[23:20] [19:17] [16]					
Name	MASK		-	I2CPTS	I2CPTEn		
RW	R0W-0	- RW-0			0		
Bit	[15:08]	[7:5]	[4]	[3:1]	[0]		
Name	MASK	PTCSP PTSPE PTUR PTURE					
RW	R0W-0	RW-0					

Bit	Name	Description
Bit[19~17]	I2CPTS	I2C communication IO port selection



		000	D.	D .			
		000	Rsv	Rsv			
		001	Rsv	Rsv			
		010	Rsv	Rsv			
		011	Rsv	Rsv			
		100	Port 2.0 =SCL	Port 2.1 =SDA			
		101	Port 2.2 =SCL	Port 2.3 =SDA			
		110	Port 2.4 =SCL	Port 2.5 =SDA			
		111	Port 2.6 =SCL	Port 2.7 =SDA			
		I2C con	nmunication IO port Multiplexing	g function enable control			
Bit[16]	I2CPTEn	0	Disable (no signal outputted)				
Dit[10]	1201 1211		Enable (the IO port is reused a	as the I2C communication port			
		1	and the IO port is set by the I2	CPTS)			
		SPI con	communication IO port selection				
		000	Rsv				
		001	Rsv				
	PTCSP	010	Port2.0 =CS, Port2.1 =CK, Port2.2 = MISO, Port2.3 =MOSI				
Bit[7~5]		011	Port2.4 =CS, Port2.5 =CK, Port2.6 = MISO, Port2.7 =MOSI				
		100	Port8.0 =CS, Port8.1 =CK, Port8.2 = MISO, Port8.3 =MOSI				
		101	Port8.4 =CS, Port8.5 =CK, Port8.6 = MISO, Port8.7 =MOSI				
		110	Port9.0 =CS, Port9.1 =CK, Port9.2 = MISO, Port9.3 =MOSI				
		111	Rsv				
		SPI con	nmunication IO Multiplexing fun	ction enable control			
D:4[4]	DTCDE	0	Disable (only used as a comm	on IO port)			
Bit[4]	PTSPE		Enable (The IO port is Multiplexing as the SPI communication				
		1	port, and the communication IO port is set by the PTCSP.)				
		UART c	communication IO port selection	1			
		000	Rsv	Rsv			
		001	Rsv	Rsv			
		010	Port 2.0 =TX	Port 2.1 =RX			
Bit[3~1]	PTUR	011	Port 2.4 =TX	Port 2.5 =RX			
		100	Port 8.0 =TX	Port 8.1 =RX			
		101	Port 8.4 =TX	Port 8.5 =RX			
		110	Port 9.0 =TX	Port 9.0 =RX			
		111	Port 9.4 =TX	Port 9.5 =RX			
		EUART	communication IO Multiplexing	function enable control			
Bit[0]	PTURE	0	Disable (only used as a comm				
		1	Enable (The IO port is Multiple	exing as the EUART			

HY16F3981 User's Guide 21-bit ENOB ΣΔΑDC,32-bit MCU & 64 KB Flash 4X32~6X30 LCD Driver



communication port and the communication IO port is set by
the PTUR.)

MISO: Master input mode, Slave output mode.

MOSI: Master output mode, Slave input mode.

20.3.3. GPIO Multiplexing function control register GPIOMCR4/ GPIOMCR5

	GPIO Base Address + 0x48 (0x40848)						
Symbol	GPIOMCR	GPIOMCR4/GPIOMCR5 (GPIO Multiplex Control Register 2)					
Bit		[31:16]					
Name		-					
RW			-				
Bit	[15:08]	[15:08] [7:6] [5] [4:2] [1] [0]					
Name	MASK - PTCI3E PTPW2 PTPW3E PTPW2E						
RW	R0W-0	R0W-0 - RW-0					

Bit	Name	Description			
		TCI 3 mode control			
Bit[5]	PTCI3E	0	The TCI3 is the same with the TCI1.		
		1	The TCI3 configuration is set I	by the PTCTC.	
		PWM co	mmunication IO port selection		
		0	Rsv	Rsv	
		1	Rsv	Rsv	
	PTPW2	2	Port 2.2 =PWM2	Port 2.3 =PWM3	
Bit[4~2]		3	Port 2.6 =PWM2	Port 2.7 =PWM3	
		4	Port 8.2 =PWM2	Port 8.3 =PWM3	
		5	Port 8.6 =PWM2	Port 8.7 =PWM3	
		6	Port 9.2 =PWM2	Port 9.3 =PWM3	
		7	Rsv	Rsv	
		GPIO PV	VM3 control switch		
Bit[1]	PTPW3E	0	Disable		
		1	Enable		
		GPIO PV	VM2 control switch		
Bit[0]	PTPW2E	0	Disable		
		1	Enable		



20.3.4. GPIO Multiplexing function control register GPIOMCR6/ GPIOMCR7

	GPIO Base Address + 0x4C (0x4084C)						
Symbol	GPIOMCR	6/GPIOMCR7 (GPIC	Multiplex Control R	egister 3)			
Bit		[31:16]					
Name		-					
RW		-					
Bit	[15:08]	[15:08] [7:4] [3:1] [0]					
Name	MASK - PTUR2 PTUR2E						
RW	R0W-0 - RW-0						

Bit	Name	Descript	Description			
		UART2 communication IO port selection				
		0	Rsv	Rsv		
		1	Rsv	Rsv		
		2	Port 2.2 = Tx2	Port 2.3 = Rx2		
Bit[3~1]	PTUR2	3	Port 2.6 = Tx2	Port 2.7 = Rx2		
		4	Port 8.2 = Tx2	Port 8.3 = Rx2		
		5	Port 8.6 = Tx2	Port 8.7 = Rx2		
		6	Port 9.2 = Tx2	Port 9.3 = Rx2		
		7	Rsv	Rsv		
			ART2 control switch			
Bit[0]	PTUR2E	0	Disable			
		1	Enable			

Note: PTSPE and PTCSP related SPI I/O Port has the highest priority, when the associated I/O Port is selected as SPI purposes; the other IP and GPIO setting are invalid.

Note: I2CPTEn and I2CPTS related I2C I/O Port has the highest priority, when the associated I/O Port is selected as I2C purposes, Addition to other IP SPI and GPIO settings are invalid.

Note: Only limited I/O Port of output section, UART for the third priority, ADC fifth priority, PWM for the sixth priority, GPIO is the lowest priority.



21. ΣΔ 24-BIT A/D CONVERTER (ADC)

21.1. Overall description

The chip has an embedded high-performance 24-bit A/D converter (24-bit $\Sigma\Delta$ ADC). ADC gain setting range is 1 ~ 8. The sampling rate of the ADC can be set by the register. The highest designed sampling rate is 1MHz per second. It has a 3-stage regulator for filtering the quantized noise of the regulator. The programmable range of the over-sampling rate of the ADC is 64~32768. It is designed to measure the sensors with extremely small signals, such as strain meter, pressure gauge and industry process control.

Note that although the ADC sampling rate can be set HS_CK frequency source to do a higher sampling rate selection, ADC clock source comes from HS_CK In the datasheet, ENOB specification of the test condition is A/D CLOCK = 1MHz; (HS_CK)4MHz/(ADCD)4=(A/D CLOCK)1MHz. Higher ADC clock source result in lower than expected specification. It is recommended to set the sampling frequency at the 1MHz.

Features:

The sampling frequency may be provided 250 KHZ ~ 1MHz

The resolution of the effective number (ENOB) of bits is up to 21 bits;

The lowest input noise is 90nV RMS;

The settable over-sampling rate is 64~32768;

The highest output rate is 15 KHz;

Built-in low-noise programmable Instrumentation Amplifier (IA) is 1~32;

Built-in temperature sensor is provided;

Built-in 4-bit DAC to adjust the offset;

3-stage comb filter is provided.







FIG. 21-1 ADC function block diagram



21.1.1. Fully differential signal input end

The input signal of the ADC is fully differential input mode; in other words, the input end is composed of the positive input end and the negative input end. The positive and negative signal input channels comprises 9 external signal input channels and 7 internal signal input channels. When the magnifying power of the ADC is 1, the input impedance of the signal input end of the ADC is 200K. The positive and negative signal input channels can be selected via the controllers ADINP [3:0] and ADINN [3:0]; however, the positive input end can only select one signal input channel at a time, and the negative input end can only select one signal input channel at a time. The positive and negative input ends can select the same input channel; in this way, the differential signal is close to 0 and only the offset is left. The ADC has an internal signal input channel short-circuit switch; the positive and negative the input ends can be set short-circuit via the control bit VISHR. The following figure lists the signal input channels of the positive and negative ends.



ADINP[3:0]	-	ADINN[3:0]	Negative input
	channel		channel
0000	OP_OP	0000	OP_OP
0001	OP_ON	0001	OP_ON
0010	AIO2	0010	AIO2
0011	AIO3	0011	AIO3
0100	AIO4	0100	AIO4
0101	AIO5	0101	AIO5
0110	AIO6	0110	AIO6
0111	AIO7	0111	AIO7
1000	TS0	1000	TS1
1001	TS1	1001	TS0
1010	REFO_I	0110	REFO_I
1011	VDDA	0111	VDDA
1100	R2ROPO	1100	R2ROP
1101	DAOI	1101	DAOI
1110	AIO8	1110	AIO8
1111	VDD3V/5	1111	VSS

FIG. 21-2 ADC signal input channel



The input signal is internally amplified and transferred, so the voltage range of the input signal is also limited. So as to obtain high resolution and linearity of the ADC outputs, it is suggested the differential voltage of the input signal be Δ SI=±0.9* Δ VREF (Δ SI=INP-INN). The input signal voltages are as shown in the following table.

External input channel	Voltage input range
ADINP	$VSS-0.2V \leq INP \leq VDDA$
ADINN	$VSS-0.2V \leq INN \leq VDDA$

Table 21-1 Input signal voltage range table

21.1.2. Built-in gain amplifier

ADC built-in a programmable gain amplifier ΣAD, magnification of 1,2,4,8. However, the magnifying power is in inverse proportion to the effective number of bits (ENOB) of the ADC output; if the magnifying power is larger, the ENOB will be smaller. Thus, the magnifying power should be set according to the actual requirements. The magnifying power of the ADC modulator can be set by the controller ADGN [1:0], and the selection of the magnifying power of the ADC modulator is as shown in the following table.

ADC Modulator						
ADGN[2:0]	000	001	011	111		
magnifying power	x1	x2	x4	x8		

Table 21-2 internal gain magnifying power

21.1.3. Reference voltage input channel

The reference voltage input of the ADC is fully differential input mode; in other words, the reference voltage input end is composed of the positive input end and negative input end. Both of the positive input end and negative input end respectively have two external input channels and two internal input channels. Through the controller VRPS [1: 0], VRNS [1: 0] can be set to the reference voltage of the positive input channel, negative input channel. The positive input end can only select one input channel at a time, and the negative input end can only select one input channel at a time. The reference voltage end further has a short-circuit switch and the short-circuit switch can be enabled or disabled by the control bit VRSHR to achieve the short circuit between the positive input end and the negative input end.

The reference voltage can be generated after the ΔVREF voltage difference generated after the inputs from the VREFP and VREFN and then pass the programmable reference



voltage attenuator. The attenuation power of the reference voltage can be set by the controller FRb[0], and the attenuation power of the reference voltage is as shown in the following table.

The calculation of the reference voltage is as follows:

ΔVREF=VREFP-VREFN (Equation 21-1)

VREF=Gain x \triangle VREF (Equation 21-2)

ΔVREF: the voltage difference of the reference voltage;

VREF: the internal reference voltage of the ADC

VREFP/VREFN: input reference voltage




FIG. 21-3 Reference voltage input channel

	Reference voltage						
	attenuation power						
	FRb[0] 0 1						
Gain 1 1/2							

Table 21-3 Reference voltage attenuation power

The input impedance of the positive input channels and the negative input channels is $500k\Omega$, and the input voltage of the VREFP or VREFN cannot be lower than the VSS and VDDA; if it is set as external input channel by the controller, the input impedance can be increased. However, it is necessary to pay attention to the voltage range of the external input channel.



External input channel	Voltage input range
AIO2 / AIO4	VREFN≦ VREFP ≦ VDDA
AIO3 /AIO5	VSS ≤ VREFN ≤ VREFP

Table 21-4 Voltage input range of reference voltage external input channel

21.1.4. Input bias of input signal

The ADC has a zero point bias translation controller, and the zero bias translation controllers DCSET [3: 0] by changing the input signal zero position; in order to avoid the input signal voltage is too large and lead to exceed the maximum measurement range overflow. After the signal to be measured adjusted via the ADC modulator and the zero point bias translation, the calculation formula of the equivalent signal to be measured ΔSI_I is as follows:

 $\Delta SII = ADGN \times \Delta SI + (DCSET \times \Delta VREF)$ (Equation 21-3)

		DCSET[3:0]							
Setting value	0000	0001	0010	0011	0100	0101	0110	0111	
Translation value	0*VREF	+1/8* VREF	+1/4* VREF	+3/8* VREF	+1/2* VREF	+5/8* VREF	+3/4* VREF	+7/8* VREF	
Setting value	1000	1001	1010	1011	1100	1101	1110	1111	
Translation value	0*VREF	-1/8* VREF	-1/4* VREF	-3/8* VREF	-1/2* VREF	-5/8* VREF	-3/4* VREF	-7/8* VREF	

Table 21-5 Zero bias configuration conversion table of input signal to be measured

21.1.5. Comb filter

 $\Sigma\Delta$ ADC adopts the 3-stage comb filter, and different over-sampling rates can be obtained by setting the controller OSR [3:0] and the different combinations of the sampling rates of the ADC so as to realize different ADC conversion output frequencies. The configuration parameters of the OSR [3:0] are as follows:

		OSR[3:0]									
Setting	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010
value											
Frequency	32768	16384	8192	4096	2048	1024	512	256	128	64	Reserved
dividing											



i .						
MOLLO						
I VAIIUE						
Value						

Table 22-6 Frequency dividing table of over-sampling rates

The A/D conversion results are stored in the register ADCO[23:0], and the highest bit is the symbol bit, so the relations of the conversion results and the input signals are as shown in the following table.

	Equivalent	ADCO[23:0]	
	signals to be	Hexadecimal	Pinary system
2 polority	measured	system	Binary system
2-polarity	ΔVR	7F FF FF	0111-1111 1111-1111 1111-1111
output 2's complement	$\Delta VR \times \frac{1}{2^{23}}$	00 00 01	0000-0000 0000-0000 0000-0001
format		00 00 00	0000-0000 0000-0000 0000-0000
Tomat	$-\Delta VR \times \frac{1}{2^{23}}$	FF FF FF	1111-1111 1111-1111 1111-1111
	-ΔVR	80 00 00	1000-0000 0000-0000 0000-0000

Table 21-7 Relation table of ADCO[23:0] and input signals

The comb filter provides the reset control function; when the control bit CFRST is set as <0>, the comb filter will be reset, and then the comb filter will be enabled by setting the CFRST=<1>. In this way, the $\Sigma\Delta$ ADC will automatically throw the first 2 pieces of data. When the user is waiting for the interrupt taking place, the first piece of the ADC conversion data which is read is the effective ADC value.



21.1.6. Temperature sensor TPS

The temperature sensor is composed of a bipolar junction transistor, etc., and the change of the voltage signal to the temperature has passed the 0K curve; thus, it has the following features:

When the environmental temperature is 0K, the output voltage of the temperature sensor is $V_{TPS@0k} = 0V$;

The asymmetry between the offset voltage (V_{ADC-OFFSET}) of the ADC and the BJT can be automatically cancelled by the measuring;

The temperature calibration only needs single point calibration to satisfy the ±2°Cerror;




FIG. 21-4 Temperature sensor application block diagram

The TPS initialization configuration and calculation method are as follows:

Enable the ADC and the function of the TPS can be automatically enabled right away. Fix the related configuration of the ADC and the system operating frequencies, and the configurations for the TPS calibration and measurement should be the same with each other.

When it is under the same temperature Ta (°C) and the values of the ADC_{TPS0} and ADC_{TPS1} are measured, subtractions the two values and calculate the average to obtain the corresponding voltage $V_{TS@Ta}$ of the TPS under the temperature Ta.

When measuring the ADC_{TPS0}, set the ADINP [3:0] as <1001> and set the ADINN [3:0] as <1001>.



When measuring the ADC_{TPS1}, set the ADINP [3:0] as <1000> and set the ADINN [3:0] as <1000>.

The value of ADC_{TPS0} and ADC_{TPS1} value subtraction operation and then divided by 2. To obtain the ADC_{TPS@Ta}

The variation of the output voltage V_{TPS} of the TPS to the temperature is a linear curve; therefore, the gain G_{TPS} can be derived (or called slope).

$$G_{\text{TPS}} = \frac{ADC_{\text{TPS@Ta}}}{(273.15 + T_{\text{offset}} + T_{\text{A}})K}$$
 (Equation 21-4)

 G_{TPS} : The gain or slope of the TPS sensor $(\frac{ADC\;count}{K})$

ADC TPS@Ta: ADC values measured at calibration temperature

 $K : {}^{\circ}C + 273.15$

 T_{offset} : Temperatur e offset

TPS in the temperature conversion is not ideal, so in fact not at $^{\circ}C$ = K-273.15

Instead $^{\circ}C = K + KT = K + (-273.15-T_{offset})$

For the KT values, refer to the TPS specification in the IC Data sheet ADC section.

HY16F3981 KT value of -283, $^{\circ}$ C = K-283 -> K= $^{\circ}$ C+283

TPS Example description

It is assumed that TPS calibration will be performed at 25 ° C. After calibration, the IC was moved to a higher temperature environment (65 ° C), Test the temperature in the environment.

- (1) Set ADINP [3: 0] to set <1001> and ADINN [3: 0] to set <1001>, The ADC measures a digital code ADC_{TPS0} = 5897634.
- (2) Set ADINP [3: 0] to set <1000> and ADINN [3: 0] to set <1000>, The ADC measures a digital code ADC_{TPS1} = -5827679.
- (3) Calculate ADC_{TPS} @ $_{25}$ = (ADC_{TPS0} ADC_{TPS1}) / 2 = 5862656. This action eliminates the Offset of the Temperature Sensor.
- (4) Calculate GTPS

$$G_{TPS} = \frac{ADC_{TPS@Ta}}{(273.15 + T_{offset} + T_A)K} = \frac{5862656}{(283 + 25)K} = 19034.60$$



(5) After the IC was moved to a high temperature (65 ° C), Refer to steps (1) to (3) again to measure ADC_{TPS @ 65}: 6630103

$$T_{X} = \frac{ADC_{TPS@65}}{G_{TPS}} - \left[273.15 + T_{offset}\right] = \frac{6630103}{19034.60} - 283 = 65.32^{\circ}C$$

21.1.7. ADC operation description

The ADC is the Δ - Σ structure of 24-bit resolution. If the user wants to enable the functions of the ADC, some peripheral circuits should be correct set. The power supply of the ADC is the VDDA voltage. Thus, the VDDA should be higher than 2.4V. If the user wants to better the performance of the ADC, a stable VDDA power supply is a must. As the VDDA needs some time to get ready, the ADD should start the measurement after the VDDA is ready. The offset and BandGap voltages can be enabled by setting the ENBGR is <1>. Nest, it still needs a 1.2V common mode voltage to enable the ADC. The common mode voltage can be selected from the inside or outside. The ADC also needs to have an ADCK clock input, which should be set to 1MHz.

Detail of the ADC initial configuration as follows:

- (1) Select the input channels of the signals to be measured of the ADC, Including positive input channel ADINP 0x41104 [7:4], the negative input channel ADINN 0x41104 [3:0], ADC input of the short-circuit switch control VISHR 0x41100[21] and the ADC reference voltage input of the short-circuit switch control VRSHR 0x41100[20].
- (2) Configure ADC internal gain magnifications, ADGN 0x41104 [18:16], according to the actual situation, let Δ SI in the range 0.9 * VREF.
- (3) Set the zero point bias DCSET 0x41104[27:24], if it is not necessary, please set 0* VREF.
- (4) Select the ADC reference voltage input channel VRPS 0x41100 [19:18] and VRNS 0x41100 [17:16], and select the reference voltage attenuation rate FRb 0x41104 [19].
- (5) Set the ADC conversion value of the output frequency OSR 0x41100 [5:2] need to be set according to the actual ENOB.
- (6) Starts comb filter, CFRST 0x41100 [1] = <1>; set this bit hardware can automatically throws the first 2 pieces of the data.
- (7) Set up and start ADC clock source (register 0x4030C [6:4]), it recommended that the ADC sampling frequency is set at about 1MHz.
- (8) Open VDDA voltage VDAS 0x40400 [19:18] and set VDDA LDO voltage source ENVA 0x40400 [17:16] and BandGap reference voltage ENBGR 0x40400 [4] = <1>, open common-mode voltage reference ENERFO 0x40400 [1] = <1> and analog sources ACMS 0x40400 [3] = <1>, and wait for voltage stabilization time.

HY16F3981 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 64 KB Flash 4X32~6X30 LCD Driver



- (9) According to need to open the ADC interrupt function ADCIE 0x40008 [16] = <1>, and enables the global interrupt GIE = <1>.
- (10) Open ADC function ENADC 0x41100 [0] <1>, wait for the first ADC interrupt signal occurs, sampling ADC output data can be read register ADCO 0x41108 [31:8].



21.2. Register address

ADC Register Address	31 24 23 16 15				15	8	7	0
ADC Base Address + 0x00 (0x41100)	MASK0		RE	G0	MASK1		REG1	
ADC Base Address + 0x04 (0x41104)	RE	G2	RE	G3	MAS	SK4	RE	G4
ADC Base Address + 0x08 (0x41108)	AD	O3	AD	O2	AD	O1	0х	:00

21.3. Register function

21.3.1. Analog ADC register ADCCR0

	ADC Base Address + 0x00 (0x41100)								
Symbol	ADCCR0 (ADC Control Register 0)								
Bit	[31:24]	[23:22]	[21]	[20]	[19:18]	[17:16]			
Name	MASK	-	VISHR	VRSHR	VRPS	VRNS			
RW	R0W-0	-	RW-0						
Bit	[15:08]	[7]	[6]	[5:2]	[1]	[0]			
Name	MASK	-	-	OSR	CFRST	ENADC			
RW	R0W-0 - RW-0								

Bit	Name	Description					
		ADC signal	input (positive and negative) short-circuit switch control				
Bit[21]	VISHR	0	Short-circuit switch opens.				
		1	Short-circuit switch closes.				
		ADC refere	nce voltage input (positive and negative) short-circuit switch control				
Bit[20]	VRSHR	0	Short-circuit switch opens.				
		1	Short-circuit switch closes.				
		Reference v	voltage positive input source selection				
		00	VDDA				
Bit[19~18]	VRPS	01	AIO2				
		10	AIO4				
		11	Reference buffer output(REFO_I)				
		Reference v	voltage negative input source selection				
		00	VSS				
Bit[17~16]	VRNS	01	AIO3				
		10	AIO5				
		11	Reference buffer output(REFO_I)				
		ADC over-sampling output frequency configuration					
Bit[5~2]	OSR	(When the A	ADC clock source to: 1MHz description)				
کائزن~ک]	COIX	0000 32	768 Data output frequency 31sps				
		0001 163	Data output frequency 61sps				



		0010	8192	Data output frequency 122sps				
		0011	4096	Data output frequency 244sps				
		0100	2048	Data output frequency 488sps				
	0101 0110 0111		1024	Data output frequency 977sps				
			512	Data output frequency 1953sps				
			256	Data output frequency 3906sps				
		1000	128	Data output frequency 7813sps				
			64	Data output frequency 15625sps				
	1010			Reserved				
		1011	Reserved					
		1100	Reserve	ed				
		1101	Reserve	ed				
		1110	Reserve	ed				
		1111	Reserve	ed				
		Comb f	ilter enal	ole control				
Bit[01]	CFRST	0	Reset (I	_evel reset)				
		1	Enable enable control					
		ADC er						
Bit[00]	Bit[00] ENADC 0							
		1	Enable					



21.3.2. Analog ADC register ADCCR1

	ADC Base Address + 0x04 (0x41104)								
Symbol		ADCCR	1 (ADC Control Register 1)						
Bit	[31:28] [27:24]		[23:22]	[21:20]	[19]	[18:16]			
Name	-	DCSET	-	IADGN FRb		ADGN			
RW	-	RW-0	-	- RW-0					
Bit	[15:08]		[7:4]			:0]			
Name	MASK	ADINP ADINN			INN				
RW	R0W-0	RW-0							

Bit	Name	Description	on
		DC zero p	point translation input voltage selection (VREF = REFP-REFN)
		0000	0 VREF
		0001	+1/8 VREF
		0010	+1/4 VREF
		0011	+3/8 VREF
		0100	+1/2 VREF
		0101	+5/8 VREF
		0110	+3/4 VREF
Bit[27~24]	DCSET	0111	+7/8 VREF
		1000	0 VREF
		1001	-1/8 VREF
		1010	-1/4 VREF
		1011	-3/8 VREF
		1100	-1/2 VREF
		1101	-5/8 VREF
		1110	-3/4 VREF
		1111	-7/8 VREF
		Internal sv	witch, control AIO0 and AIO1 to connect with REFO
		00	AIO0 and AIO1 internal switch open, No connect with REFO
Bit[21~20]	IADGN	01	AIO0 connect with REFO
		10	AIO1 connect with REFO
		11	AIO0 and AIO1 connect with REFO
		Reference	e voltage range selection
Bit[19]	FRb	0	Full reference voltage input; it is VREF*1
		1	1/2 reference voltage input; VREF*1/2
Bit[18~16]	ADGN	ADC inpu	t signal magnifying power Gain adjustor configuration
ונין ויט~ וטן	ADGN	000	Gain = 1



		010	Gain = 2
		010	Reserved
		011	Gain = 4
		100	Reserved
		101	Reserved
		110	Reserved
		111	Gain = 8
		ADC posi	tive signal input end selection
		0000	OP_OP
		0001	OP_ON
		0010	AIO2
		0011	AIO3
		0100	AIO4
		0101	AIO5
		0110	AIO6
Bit[7~4]	ADINP	0111	AIO7
		1000	TS0
		1001	TS1
		1010	REFO_I
		1011	VDDA
		1100	R2ROPO
		1101	DAOI
		1110	AIO8
		1111	VDD3V/5
		ADC nega	ative signal input end selection
	ADINN	0000	OP_OP
		0001	OP_ON
		0010	AIO2
		0011	AIO3
		0100	AIO4
Bit[3~0]		0101	AIO5
		0110	AIO6
		0111	AIO7
		1000	TS1
		1001	TS0
		1010	REFO_I
		1011	VDDA



1100	R2ROPO
1101	DAOI
1110	AIO8
1111	VSS

21.3.3. Analog ADC register ADCCR2

ADC Base Address + 0x08 (0x41108)				
Symbol	ADCCR2 (ADC Control Register 2)			
Bit	[31:16]			
Name	ADCO			
RW	R-0			
Bit	[15:8]	[7:0]		
Name	ADCO	0X00		
RW	R-0	R-0		

ADCO [31:0] ADC transformed value output register; only data higher than 24-bit are effective.

Note:


(1) Chip program reads ADO will automatically clear the ADC interrupt signal (0x40008: ADCIF), the development interface reads ADO and does not trigger ADCIF to be cleared (EDM, ICP).



22. Instrumentation Amplifier (IA)

22.1. Overall description

Instrumentation amplifier IA as ADC front-end signal amplifier, analog input pin AIO0 / AIO1 fixed to the instrumentation amplifier input, or select the REFO voltage input. The magnification can be set to 4, 8, 16, and 32 times. Use the need to match the ADC, first set the input signal pin, and then set the ADC signal magnification and enable IA, Finally, the ADC parameter settings.



22.2. Register address

IA Register Address	31	24	23	16	15	8	7	0
IA Base Address + 0x00 (0x41600)	REG3		REG2		REG1		REG0	
IA Base Address + 0x04 (0x41604)		-		-		-		-

⁻Reserved

22.3. Register function

Bit	Name	Description		
Bit[26~24]	IAIPS	Instrument Amplifier Positive input source selection		
		000	AIO0	
		001	AIO1	
		010	REFO	
		011	High impedance	




	IAINS	Instrument	Amplifier Negative input source selection	
Bit[18:16]		000	AIO0	
		001	AIO1	
		010	REFO	
		011	High impedance	
Bit[9:8]	IAGS	Instrument Amplifier Gain setting		
		00	x 4	
		01	x 8	
		10	x 16	
		11	x 32	
	IACHM	Instrument Amplifier Chopper		
		00	No chopper	
Bit[5:4]		01	Individual input stage	
		10	Input stage	
		11	Both	
Bit[1]	IAIS	Instrument Amplifier Input short circuit control		
		0	Short-circuit switch opens.	
		1	Short-circuit switch closes.	
	ENIA	Instrument	Amplifier enable control	
Bit[0]		0	Disable	
		1	Enable	

Note:

The IA measurement input range :

When VDDA=2.4V, BIAS voltage(REFO)=1.2V, input signal=+ /-1080mV

HY16F3981 IA Input Range: BIAS=1.2V, input signal=+ /-1.08V





23. RAIL-TO-RAIL OPAMP

23.1. Overall description

The chip has an embedded Rail-to-Rail OPAMP network, which is mainly used to deal with analog signals. The input range and the output range are from VSSA to VDDA. When the input signal range is between VSSA +0.1 V and VDDA - 0.1V, the open loop gain is higher than 80dB. When the output load is 50pF, the unit gain bandwidth is 1MHz. It has the 1mA input and output push-pull driving ability. The maximal drivable capacitor load is 100pF. The positive input end has 7 independent selection switches and the negative input end has 8 independent selection switches. The OPAMP network has a built-in 10pF capacitor. It can serve as input sampling capacitor or integrator. Different input channel configurations and 12-bit DAC configurations can achieve different applications. The output end of the OPAMP can be connected to an I/O pin, or used by other internal IPs. When it serves as comparator, its output is digital format. The user can set the output of the OPAMP to pass a 2us peak pulse filter. Besides, the output of the comparator can be on-and-off or opposite in phase.

The features of the OPAMP include:

Rail-to-Rail input range, and Rail-to-Rail output range;

Under a 22pF load, it can provide a 1MHz unit gain bandwidth and 60 phase margin;

The DC gain can be higher than 80dB:

1mA push-pull output driving ability;

The positive input end has 7 independent selection switches and the negative input end has 8 independent selection switches.

Built-in 10pF capacitor;

It can serve as comparator with the function of a chopper;

Built-in peak pulse digital low-pass filter;






FIG. 23-1 OPAMP function block diagram

23.1.1. Input channel independent selection switch

The input channel selector of the OPAMP is not a multiplexer but an independent selection switch. The positive input channel of the OPAMP is controlled by 7 switches: AlO2, AlO4, DAO, REFO_I, AlO5, AlO6 and AlO7, which can be respectively controlled by the control bits OPPS[0], OPPS[1], OPPS[2], OPPS[3], OPPS[4], OPPS[5] and OPPS[6]; besides. The negative input channel of the OPAMP is controlled by 8 switches: AlO3, AlO5, DAO OPOI, R2ROPO, OPOC, AlO2 and AlO8, which can be respectively controlled by the control bits OPNS[0], OPNS[1], OPNS[2], OPNS[3], OPNS[4], OPNS[5], OPNS[6] and OPNS[7].




FIG. 23-2 Input channel configuration diagrams

23.1.2. Built-in 10pF capacitor

The OPAMP has a built-in 10uF capacitor, which can have different functions under different configurations. The upper end of the capacitor is connected to the OPOC and

HY16F3981 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 64 KB Flash 4X32~6X30 LCD Driver



can be connected to the negative input end; the switch is set by the control bit OPNS [6]; the lower end of the capacitor can be connected to the OPOI or VSSA, which can be set by the control bit OPCS[0]. There are two methods to sample the analog inputs. One is the open loop sampling technique, and the method requires the analog signals are inputted from the AIO 3 or AIO 5. The configuration of the channel switch is as follows: first, set the OPNS[5] as 1 and set the OPCS[0] as 1; then, set the OPNS[0]=1 (select the AIO3) or set the OPNS[1]=1 (select the AIO5); after the sampling is finished, set the OPNS [5]=0; the voltage data are stored in the capacitor corresponding to the VSSA. The other one is the close loop sampling technique: the method should enable the OPAMP first, which means setting the ENOP=1; then, enable the OPOI and OPO, which means setting the OPNS[4]=1 and OPNS[3]=1; afterward, the lower end of the capacitor is connected to the OPOI, which means the OPCS=1; enable the AIO2 and AIO 4, which means setting the OPPS[0]=1 and OPPS[1]=1; after the sampling is finished, disable the OPOC, which means setting the OPNS[5]=0; the voltage data are also stored in the capacitor corresponding to the VSSA. The close loop method can store the offset of the OPAMP in the capacitor. Additionally, if the applications have the sensors with very high output impedance, the close loop sampling technique is a better choice. Finally, the lower end of the capacitor can be connected to the output end of the OPAMP, which means setting the OPCS=0. Meanwhile, the AIO3 and the AIO5 pins can be used to perform cumulative charge.



23.1.3. Comparator function

If the configuration of the OPAMP is set as the open loop function, the OPAMP can serve as comparator. The 1-bit binary codes can be outputted by the OPOD. If the positive input is higher than the negative input, the OPOD outputs 1; if the positive input is smaller than the negative input, the OPOD outputs 0. In order to prevent from the peak pulse interference, the outputs of the OPOD can further pass the 2us low-pass filter. If any peak pulse is smaller than 2us, the outputs of the comparator will not change. The outputs of the comparator can be changed by setting the control bit OPDR.

The output of the comparator can be also connected to the I/O pins; The PT3.0/PT3.1 is respectively the output pins of the OPO1/OPO2. The output results of the comparators can further be multiplied by the clock frequency of the charge pump (CHPCK) to output a high-frequency signal, which can serve as the LED driver.

23.1.4. Operation description

The OPAMP is a more universal Rail-to-Rail OP amplifier. It can be used to deal with analog signals. When it is used as OP amplifier, the voltage of the VDDA is higher than 2.4V and the reference voltage of the BandGap should be enabled in advance. Within the effective input range, the OPAMP is Rail-to-Rail. However, in order to achieve better performance, it is suggested that the input common mode voltage range is between VSSA+0.1V~VDDA-0.1V. The input impedance of the OPAMP is higher than $1G\Omega$.

Initialization configuration:

- Open VDDA voltage VDS 0x40400 [19:18] and set VDDA LDO voltage source ENVA 0x40400 [17:16]. open common-mode voltage reference ENRFO 0x40400 [1] = <1>, the voltage of the VDDA should be higher than 2.4V, and wait until the voltages are stable.
- 2. Select the output pins of the OPO1/OPO2, and set the corresponding IO pins as the input mode. It is not necessary to set the above configuration if the above function is not used:
- Select the positive input channel, negative input channel according to the actual applications;
- 4. Set the 2us low-pass filter and enable or disable it according to the actual requirements;
- 5. Set the clock frequency of the charge pump and determine whether it is multified by the frequency or not;
- 6. Enable the analog output of the OPAMP, which means enabling the OPOE;
- 7. Enable the digital output of the OPAMP according to the actual requirements, which means enabling the OPDEN;



- 8. If the digital output of the OPAMP is enabled, the output result should be set to be opposite in phase or not according to the actual requirements, which means setting the OPDR.
- 9. Enable the OPAMP to enable the OP amplifier, which means enabling the ENOP;

23.2. Register address

OPAMP Register Address	31 24 23 16			15	15 8		0	
OPAMP Base Address + 0x00 (0x41900)		•		•	MASK0		REG0	
OPAMP Base Address + 0x04 (0x41904)		OPPSM		PS	OPI	NSM	OF	PNS

⁻Reserved

23.3. Register function

23.3.1. Analog OPA register 0

	OPA Base Address + 0x00 (0x41900)								
Symbol		OPAMP0 (OPAMP Control Register 0)							
Bit				[3	31:16]				
Name		RSV							
RW		R-0							
Bit	[15:08]	[15:08] [7] [6] [5] [4] [3] [2] [1] [0]							
Name	MASK	MASK OPOD OPOS OPDR OPCS OPDFR OPDEN OPEO ENOP							
RW	R0W-0 R-0 RW-0								

Bit	Name	De	Description					
			AMP digital output value, read-only					
Bit[7]	OPOD	0	Negative input end signal > positive input end signal;					
		1 Positive input end signal > Negative input end signal;						
		Se	t the outputs of the OPO1/OPO2 pass through the CHPCK multi-functioner.					
			If the outputs fail to pass the CHPCK multi-functioner,					
Bit[6]	t[6] OPOS	0	the outputs of the OPO1/OPO2 are equivalent to the OPOD.					
			If the outputs pass the CHPCK multi-functioner,					
		1	the OPO1/OPO2 are equivalent to the OPOD+CHPCK.					
		OF	AMP digital output phase selection					
Bit[5]	OPDR	0	Normal output					
		1	Reverse output					
		OF	AMP built-in capacitor purpose configuration					
D:+[4]		1	The capacitor serves as integrated capacitor, and the lower end is					
Bit[4]	OPCS	1	connected to the OPOI.					
			The capacitor serves as sampling capacitor, and the lower end is					

HY16F3981 User's Guide 21-bit ENOB $\Sigma\Delta$ ADC,32-bit MCU & 64 KB Flash 4X32~6X30 LCD Driver



		connected to the VSSA.			
		OPAMP output digital filter enable control			
Bit[3]	OPDFR	0 Disable			
		1 Enable (Pass through the 2us deglitch)			
		OPAMP digital output function control			
Bit[2]	OPDEN	0 Disable			
		1 Enable			
		OPAMP analog output function control			
Bit[1]	OPOE	0 Disable			
		1 Enable			
		OPAMP function enable control			
Bit[0]	ENOP	0 Disable			
		1 Enable			



23.3.2. Analog OPA register 1

	OPA Base Address + 0x04 (0x41904)							
Symbol	OPA	OPAMP1 (OPAMP Control Register 1)						
Bit	[31:24]	[31:24] [23] [22:16]						
Name	MASK	-	OPPS[6:0]					
RW	R0W-0	-	RW-0					
Bit	[15:08]	[07:	:00]					
Name	MASK	MASK OPNS[5:0]						
RW	R0W-0	R0W-0 RW-0						

Bit	Name	Descripti	Description				
		OPAMP	positive input channel 6				
Bit[22]	OPPS[6]	0	Disable, high impedance				
		1	Enable and connect to the AIO7				
		OPAMP	positive input channel 5				
Bit[21]	OPPS[5]	0	Disable, high impedance				
		1	Enable and connect to the AIO6				
		OPAMP	positive input channel 4				
Bit[20]	OPPS[4]	0	Disable, high impedance				
		1	Enable and connect to the AIO5				
		OPAMP	positive input channel 3				
Bit[19]	OPPS[3]	0	Disable, high impedance				
		1	Enable and connect to the REFO_I				
		OPAMP	positive input channel 2				
Bit[18]	OPPS[2]	0	Disable, high impedance				
		1	Enable and connect to the DAO				
		OPAMP	positive input channel 1				
Bit[17]	OPPS[1]	0	Disable, high impedance				
		1	Enable and connect to the AIO4				
		OPAMP	positive input channel 0				
Bit[16]	OPPS[0]	0	Disable, high impedance				
		1	Enable and connect to the AIO2				
		OPAMP	negative input channel 7				
Bit[7]	OPNS[7]	0	Disable, high impedance				
		1	Enable and connect to the AIO8				
		OPAMP	negative input channel 6				
Bit[6]	OPNS[6]	0	Disable, high impedance				
		1	Enable and connect to the AIO2				



		OPAMP n	negative input channel 5					
Bit[5]	OPNS[5]	0	Disable, high impedance					
			Enable and connect to the OPC: internal 10pF capacitor					
		OPAMP n	negative input channel 4					
Bit[4]	OPNS[4]	0	Disable, high impedance					
		1	Enable and connect to the R2ROPO: internal OPAMP output					
		OPAMP n	negative input channel 3					
Bit[3]	OPNS[3]	0	Disable, high impedance					
		1	Enable and connect to the OPOI: internal OPAMP output					
		OPAMP n	negative input channel 2					
Bit[2]	OPNS[2]	0	Disable, high impedance					
		1	Enable and connect to the DAO					
		OPAMP n	negative input channel 1					
Bit[1]	OPNS[1]	0	Disable, high impedance					
			Enable and connect to the AIO5					
		OPAMP n	negative input channel 0					
Bit[0]	OPNS[0]	0	Disable, high impedance					
		1	Enable and connect to the AIO3					



24.12-bit Resistance Ladder Network

24.1. Overall description

The chip has an embedded 12-bit Resistance ladder network, which is composed of a step resistor with absolute monotonicity.

Features of 12-bit Resistance Ladder include:

12-bit monotonic output

Internal or external reference programmable selection

It can serve as programmable resistor.

Operation of 12-bit resistance Ladder:

When the ENDA is 0, the 12-bit Resistance Ladder will be disabled and no power consumption will be incurred. The DA_Vrefp multiplexer is disabled and becomes a high impedance node. If the DAOE is set as 1, it will become a programmable resistor able to mark the ohm values.

12-bit resistance Ladder output:

The DAO can generate the output voltages according to the data stored in the DABIT and DA_Vrefp – VDA_Vrefn.

DABIT is based on straight binary system; the following figure is the transmission function diagram.

$$DAO = (V_{DAC_Vrefp} - V_{DAC_Vrefn}) \times \frac{DABIT}{4096} + V_{DAC_Vrefn}$$




FIG. 24-1 12-bit Resistance Ladder conversion diagram






FIG. 24-2 12-bit Resistance Ladder function block diagram

12-bit resistance ladder initial configuration:

- (1) Open VDDA voltage VDAS 0x40400 [19:18] and set the input source voltage VDDA Regulator ENVA 0x40400 [17:16] open the common-mode voltage reference ENRFO 0x40400 [1] = <1>, VDDA voltage is greater than 2.4V, wait for stabilization time.
- (2) Set the 12-bit resistance ladder positive and negative reference voltage input, and set the initial scale value 12-bit resistance ladder output voltage.
- (3) Open 12-bit resistance ladder output switching control, set DAOE 0x41700 [1] = <1>.
- (4) 12-bit resistance ladder function is turned on, set ENDA 0x41700 [0] = <1>.



24.2. Register address

12-bit resistance ladder Register Address	31	24	23	16	15	11	8	7	0
12-bit resistance ladder Base Address + 0x00 (0x41700)	RE	G2	RE	G1	M	ASK0		RE	G0
12-bit resistance ladder Base Address + 0x04 (0x41704)		-	-		-	- REG3			

⁻Reserved

24.3. Register function

24.3.1. 12-bit resistance ladder register 0

	12-Bit resistance ladder Base Address + 0x00 (0x41700)							
Symbol	12-Bit resis	12-Bit resistance ladder0 (12-Bit resistance ladder Control Register 0)						
Bit	[31:27]	31:27] [26:24] [23:20] [19:16]				19:16]		
Name	Rsv	DANS			Rsv		DAPS	
RW	R-0	RW-0)		R-0		RW-0	
Bit	[15:8]	[7:4] [3]			[2]		[1]	[0]
Name	MASK	Rsv	Rsv		DALH		AOE	ENDA
RW	R0W-0 RW-0							

Bit	Name	Description				
		12-bit resis	stance ladder negative input source selection			
		000	VSS			
Bit[26~24]	DANS	001	REFO_I			
		010	OPO1			
		011	AIO7			
		12-bit resis	stance ladder positive input source selection			
		0000	VDDA			
		0001	VDD18			
		0010	REFO_I			
Bit[19:16]	DAPS	0011	OPO1			
		0100	AIO4			
		0101	AIO5			
		0110	AIO6			
		0111	AIO7			
		12-bit resis	stance ladder Internal output control			
Bit[2]	DALH	0	Disable			
		1	Enable			
		12-bit resis	stance ladder outputs enable control.			
Bit[1]	DAOE	0	Disable, under high impedance			
5.4[1]		1	Enable · 12-bit resistance ladder outputs corresponding voltage.			
		12-bit resis	stance ladder function enable control			
Bit[0]	ENDA	0	Disable			
		1	Enable			



24.3.2. 12-bit resistance ladder register 1

	12-bit resistance ladder Base Address + 0x00 (0x41704)						
Symbol	12-bit resistance ladder 1 (12-bit re	12-bit resistance ladder 1 (12-bit resistance ladder Control Register 1)					
Bit	[31	[31:16]					
Name	R	RSV					
RW	R	2-0					
Bit	[15:12]	[15:12] [11:0]					
Name	Rsv	Rsv DABIT					
RW	R-0	R-0 RW-0					

Bit	Name	Description
Bit[11~0]	DADIT	DABIT [11:0] the ratio setting of the output voltage;
Ыц і і~Ој	[~0] DABIT	That is DABIT [11:0]/4096.



25. SERIAL PERIPHERAL INTERFACE (SPI)

25.1. Overall description

The HY16F3981 has a serial peripheral interface (SPI).

The SPI uses the synchronous serial data communication protocol, and works under the full-duplex mode.

It communicates with the 4-wire bidirectional interface and can work under the master/slave mode.

Under the master mode, it has several configurations to execute different client devices.

Functions:

Full-duplex synchronous transmission.

Support master mode operation or slave mode operation.

Support transmitting MSB first or transmitting LSB first.

The transmission frame is 4~32-bit and can provide programmable bit length setting.

High-speed SPI bus busy-status flag.

Programmable clock pulse rate.

Support high/low potential slave end selection.

Programmable clock polarity and phase





FIG. 25-1 Serial communication SPI structure diagram



The MISO pins are the input of the master device and the output of the slave device. The MOSI pins are the output of the master device and the input of the slave device. The SCK pin is from the serial communication clock output of the master device. The CS pin is from the chip selection of the master device to enable the SPI communication of the slave device. The MOSI/MISO/SCK/CS pins of the master device or the salve device are connected together to execute tasks.

The communication is always enabled by the master device. The master device transmits data to the slave device via the MOSI pins, and the slave device replies to the master device via the MISO pins. So, that is full duplex communication; the data input and output synchronously and use the same clock source.



Function description: I/O pin setting:

The SPI pins can be programmed for different I/O pins.

Clock phase and clock polarity:

Four different clock types can be formed by software, and controlled by the CPOL and CPHA registers.

The CPOL (clock polarity) is to control the stable status value of the clock without any data transmission.



It can be used in the master mode and the slave mode. If the CPOL is 1(high potential), the SCK is 1 when the SPI is under the idle mode. On the other hand, if the CPOL is 0(low potential), the SCK is 0 when the SPI is under the idle mode (low potential).

The CPHA (clock phase) controls the capturing of the data clock edge of the SCK. If the CPHA is 1(high potential), the second clock edge of the SCK pin (If the CPOL is 1, it is the rising edge; if the CPOL is 0, it is the falling edge.) will capture the data of the MSB. The data will be locked at the second clock edge of the SCK. On the other hand, if the CPHA is 0 (low potential), the first clock edge of the SCK pin (If the CPOL is 1, it is the falling edge; if the CPOL is 0, it is the rising edge.) will capture the data of the MSB. The data will be locked at the first clock edge of the SCK. Therefore, the combination of the CPOL and the CPHA can control the data capturing and outputs of the clock edges.




FIG. 25-3 SPI active mode clock diagram (CPHA=0)






FIG. 25-4 SPI active mode clock diagram (CPHA=1)

Note: SPI Interface when working in Master Mode, SCK operating frequency SPICK / 2.

SPI Control Register 1:

(BL control bit) Data frame format:

The bit length of the transaction word for transmission and reception can be defined in the BL 0x40F04 [4:0]. The lowest bit length is 4 bits, and the highest bit length is 32 bits. The transmission format of the data of the shift register can be to transmit the MSB first or transmit the LSB first, which is defined by the LBF. If the LBF is 0, the data transmission format is to transmit the MSB of the shift register first. Then, the second MSB is transmitted; finally, the LSB is transmitted. If the LBF is 1, the data transmission format is to transmit the LSB of the shift register first.

(CSL control bit) Select the level from the slave device chip:

The CS pin can be defined as 0 or 1 (low potential or high potential) to enable the slave device. That is controlled by the CSL register. If the CSL of the master device is 0, the CS pin will output 0 (low potential) to enable the slave device. On the other hand, if the



CSL is 1, the CS pin will output 1 (high potential) to enable the slave device. If the CSL of the slave device is 0, the slave device will be enabled after receiving the input 0 (low potential) of the CS. On the other hand, if the CSL of the slave device is 1, the slave device will be enabled after receiving the input 1 (high potential) of the CS.

Note: When SPI Interface operates in 4-wire Master mode, CS pin control is a semi-automatic control of the way, For example, when CSL is set to <1>, CS pin will be pulled low, When the SPI Master to write data to the terminal when the SPI Device, CS pin will be automatically pulled to high potential, After the data transfer is complete, will automatically revert to low potential, that is, when Idle Low, Active is High.

(CSO control bit)

This control bit is only 3-wire SPI Slave mode will be used. This pin functions as Chip internal wake-up (CS) signal simulator control. SPI Slave before receiving data first set the CSO = <0> to receive data correctly. When data reception is completed, to read previous RXB Buffer, Must be set CSO = <1>, the received data can be read correctly. After reading the data need to set CSO = <0> ready to receive the next data. When the SPI Slave to return data to SPI Master, Also set CSO = <1>, Then transfers data written TXB Buffer, and then set the CSO = <0>, so that it can transfer data to the Master.

Note: When using a 3-wire SPI transfer if SPI Slave side has to complete initialization, and set CSO = 0, At this point if SPI Master before doing initialization, SPI Slave will cause the possibility of the first data received by mistake. Recommendation initialization process requires Handshake Protocol, confirming the initialization is complete before starting to make data transmission.

SPI Control Register 0:

(OVF control bit)

The OVF is the overflow flag of the SPI. When any additional SCK clock edge is inputted during the transmission period, it will be high potential (1). For example, if the bit length of a work is 16 bits and there are 17 clock pulses from the master device before CS changes to high (in this case, CSL is <0>), and when OVF receives the 17th clock edge, its value is 1. That means that errors occur during the transmission. If the 17th clock edge has occurred, it means that the data transmitted first are lost.

(ABF control bit)

The ABF is the interrupt flag of the SPI, which is only used in the slave mode. During the transmission, when the SCK clock edge inputs are insufficient, it will be high potential



(1). For example, if the bit length of a word is 16 bits, there are 15 clock edges from the master device and the CS is changed to high potential (in this case, the CSL is 0), the ABF is 1. That means errors occur during the transmission. The transaction is not finished and the transmitted data are updated to the read register. The transmission is stopped and lost.

(BUF control bit)

The BUF is the busy flag of the SPI. When the SPI is transmitting or receiving data, it is high potential (1). Under the master mode, when the SPI starts to transmit data, it is high potential (1). Once the SPI stops transmitting data or transmission is finished, it will be cleared automatically. Under the slave mode, when the SPI is ready to communicate with the master device, it is 1. Once the SPI stops transmitting data or transmission is finished, it will be cleared automatically.

SPI Interrupt Flag Control bit:

- (1)STxIF: the flag STxIF is the transmission interrupt of the SPI. When the write-in register is loaded into the shift register, it is set as 1.
- (2)SRxIF: the flag SRxIF is the reception interrupt of the SPI. When the shift register is loaded into the read register, it is set as 1

25.2. Register address

SPI Register Address	31 24	23 16	15 8	7 0
SPI Base Address + 0x00(0x40F00)	SPIC2M	SPIC2	SPIC1M	SPIC1
SPI Base Address + 0x04(0x40F04)	SPIC0M	SPIC0	-	BL
SPI Base Address + 0x08(0x40F08)	RXB3	RXB2	RXB1	RXB0
SPI Base Address + 0x0C(0x40F0C)	TXB3	TXB2	TXB1	TXB0



25.3. Register function

25.3.1. SPI register 0

	SPI Base Address + 0X00 (0X40F00)								
Symbol		SPICR0 (SPI Control Register 0)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	RxF	OVF	ABF	BUF	DCF	TxBF	RxBF
RW	R0W-0	-	R-0	RW	0-0		R-	-0	
Bit	[15:08]		[07	:04]		[03]	[02]	[01]	[00]
Name	MASK			-		CPHA	CPOL	M/S	En
RW	R0W-0		-				RV	V-0	

Bit	Name	Des	cription						
		Rec	eption (Rx) register update flag						
Di+[22]	RxF	0	Normal						
Bit[22]	KXF		The reception (RX) register is updated; the reception register cannot						
		1	be read now.						
		SPI	bus data over-length flag						
Bit[21]	OVF	0	Normal						
Dit[Z1]	OVE		The length of the received data length is higher than the set data						
		1	length BL[4:0]; writing in 0 can clear the OVF flag.						
		SPI	bus data insufficient-length flag						
Bit[20]	ABF	0	Normal						
Dit[20]	ADI		The length of the received data length is lower than the set data						
		1	length BL[4:0]; writing in 0 can clear the ABF flag.						
		SPI	bus busy flag						
Bit[19]	BUF	0	SPI bus interface Idle Standby						
		1	SPI bus interface busy status						
		Data	lost flag						
Bit[18]	DCF	0	Normal						
Dit[10]	DCF	DCF	DCF	DCI	DCI			1	The reception register is full but still keeps receiving data; the old data
		'	will be lost and reading the reception register can clear the bit.						
		TX t	ransmission register full flag						
Bit[17]	TxBF	0	TX transmission register is empty and can transmit data.						
Dit[17]	IXDI	1	TX transmission register is full and keeping writing data in the register						
		'	will overwrite old data.						
		Rx r	eception register full flag						
Bit[16]	RxBF	0	RX reception register is empty.						
		1	RX reception register is full (reading the reception can clear the bit.)						
Bit[3]	СРНА	Cloc	k phase configuration for the SPI bus capturing data						



		0	0 Capture data at the first clock edge of the SCK.		
		1	Capture data at the second clock edge of the SCK.		
		SPI	bus operating frequency polarity control		
Bit[2]	CPOL	0	SCK low potential is idle.		
		1	SCK high potential is idle.		
		SPI	operating mode configuration		
Bit[1]	M/S	0	Passive mode		
		1	Active mode		
		SPI	function enable control		
Bit[0]	EN	0	Disable		
		1	Enable		

25.3.2. SPI register 1

	SPI Base Address + 0X04 (0X40F04)							
Symbol	SI	PI CR1(SPI	Control Regi	ster 1)				
Bit	[31:24]	[23:21]	[20]	[19]	[18]	[17:16]		
Name	MASK	-	CSO	CSL	LBF	MD		
RW	R0W-0	-		RV	V-0			
Bit	[15:05]			[04:00]				
Name	-			BL				
RW	-			RW-0				

Bit	Name	Description	Description		
		Chip inte	rnal wake-up (CS) signal simulator control, applicable to the		
Dition	CSO	3-wire mo	ode		
Bit[20]	CSO	0	CS signal simulator works.		
		1	CS signal simulator stands by.		
		CS signa	I polarity configuration, for enabling devices, Suitable for		
Di+[10]	CSL	4-wire ma	aster end and from the end mode		
Bit[19]	CSL	0	Low-potential enablement		
		1	High-potential enablement		
	LBF	Data tran	smission order		
Bit[18]		0	Transmit MSB first		
		1	Transmit LSB first		
		SPI interf	ace operating mode configuration		
		00	SPI standard 4-wire communication interface mode		
Bit[17-16]	MD	01	SPI universal 3-wire interface mode		
		10	TI mode		
		11	TI mode		



		SPI signa	al word length transmission configuration
		00000	8 bits length
		00001	16 bits length
		00010	24 bits length
		00011	4 bits length
		00100	5 bits length
		00101	6 bits length
		00110	7 bits length
		00111	8 bits length
		01000	9 bits length
		01001	10 bits length
		01010	11 bits length
		01011	12 bits length
		01100	13 bits length
		01101	14 bits length
		01110	15 bits length
Bit[4~0]	SPIBL	01111	16 bits length
		10000	17 bits length
		10001	18 bits length
		10010	19 bits length
		10011	20 bits length
		10100	21 bits length
		10101	22 bits length
		10110	23 bits length
		10111	24 bits length
		11000	27 bits length
		11001	26 bits length
		11010	27 bits length
		11011	28 bits length
		11100	29 bits length
		11101	30 bits length
		11110	31 bits length
		11111	32 bits length

When the MD is set as the 3-wire mode, the original CS pin will become the GPIO mode.



25.3.3. SPI register 2

	SPI Base Address + 0x08 (0x40F08)					
Symbol	SPICR2 (SPI Control Register2)					
Bit	[31:16]					
Name	RXB31-16					
RW	R-X					
Bit	[15:0]					
Name	RXB15-0					
RW	RW-X					

Bit	Name	Description
Bit[31~0]	SPIRB	SPIRB[31:0] is the 32-bit reception register.

Use the LBF bit to set whether the LSB or MSB is transmitted first.

If the LSB is set to be transmitted first, the position where the data are stored will be influenced, and the RXB effective data will be right-justified.

For example, if the BL is set to be under the 8-bit mode, the received data will be stored at the RXB [7:0]; if the BL is set to be under the 9-bit mode, the received data will be stored at the RXB [8:0], and so on.

If the MSB is set to be transmitted first, the RXB effective data will be left-justified.

For example, if the BL is set to be under the 8-bit mode, the received data will be stored at the RXB [31:24]; if the BL is set to be under the 9-bit mode, the received data will be stored at the RXB [31:23], and so on.



25.3.4. SPI register 3

	SPI Base Address + 0x0C (0x40F0C)					
Symbol	SPICR3 (SPI Control Register 3)					
Bit	[31:16]					
Name	TXB31-16					
RW	R-X					
Bit	[15:0]					
Name	TXB15-0					
RW	RW-X					

Bit	Name	Description
Bit[31~0]	SPITB	SPITB [31:0] is the 32-bit transmission register.

Use the LBF bit to set whether the LSB or MSB is transmitted first.

If the LSB is set to be transmitted first, the position where the data are stored will be influenced, and the TXB effective data will be right-justified.

For example, if the BL is set to be under the 8-bit mode, the received data will be stored at the TXB [7:0]; if the BL is set to be under the 9-bit mode, the received data will be stored at the TXB [8:0], and so on.

If the MSB is set to be transmitted first, the TXB effective data will be left-justified.

For example, if the BL is set to be under the 8-bit mode, the received data will be stored at the TXB [31:24]; if the BL is set to be under the 9-bit mode, the received data will be stored at the TXB [31:23], and so on.



26. ENHANCED UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMIT (EUART)

26.1. Overall description

For HY16F3981, there are two groups of asynchronous serial communications-UART and UART2. Those are enhanced EUART (Enhanced Universal Asynchronous Receiver Transmit) The chip has an embedded enhanced universal asynchronous receiver transmit (EUART) management. The peripheral devices of the EUART is so called serial communication interface (SCI). The EUART can be set as the full-duplex asynchronous system, and its peripheral communication devices, including ADC or DAC integrated circuit, serial EEPROM/Flash, etc. The EUART has extra features; including the data frame error detection and automatic address identification. The data frame error detection can determine whether a data frame is valid or passes the frame stop bit. The automatic address identification can compare the address frame content with the single chip address; and the serial interrupt can only be generated when both of them are conformed to each other.

Baud Rate Generator, BRG

Register 0x40E08 [15: 0] is a 16 bit baud rate generator, Support for asynchronous mode EAURT. The following table shows the calculation formula tandem transfer rate. But only apply in Master Mode. And at a given target serial transmission rate and the operating frequency of OSC HAO case, we can calculate the approximate integer values Baud Rate using the formula in the following table, which can determine the serial transmission serial transmission rate error. It recommended after switching the operating frequency. Need to reset serial transmission rate or Use automatic transmission speed serial function, Recalibrate Baud Rate value.

Baud Rate / EUART MODE	serial transmission rate the calculation formula			
16 bit / asynchronous	OSC HAO÷[4x(n+1)]			
OSC HAO=CPU HAO Operating Frequency; n= 0x40E08 Register value ;				

For example: In the asynchronous mode, the operating frequency of OSC HAO (assumed to 4MHz), and the target serial transmission rate of 9600bps, calculate the value of Baud Rate.

```
Baud Rate= ((OSC_HAO÷Target serial transmission rate) ÷4)-1
= ((4000000÷9600) ÷4)-1
= 103.1667
≈103
```

According to the above calculation Baud Rate:

Baud Rate = $4000000 \div (4x (103 + 1)) = 9615.38$; so there is a certain error, the error are

HY16F3981 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 64 KB Flash 4X32~6X30 LCD Driver



calculated as follows:

Error rate = (the actual calculation Baud Rate - the target Baud Rate) / the target Baud Rate = (9615-9600) / 9600 = 0.16%

Serial automatic transmission rate function (Auto Baud rate detection)

UART modules support automatic detection and corrected serial transmission rate function, it is known as serial automatic transmission rate function. Automatic serial transmission rate must RxEn control bit = 1b and RxABDEn = 1b only valid. After receiving a start condition, that started serial automatic transmission rate detection function (Receiving data need to 0x55), after the automatic detection and correction is completed, the results will be written to Register 0x40E08 [15:0].

UART Auto-Baud rate automatic transmission rate setting process:

- UART initialization settings: Includes UART TX, RX Port settings. TX and RX correspond to the GPIO pin needs to be set to the corresponding TX and RX Output to Input.
- 2. Auto Baud rate initialization settings: pre-cleared 0x40E08 [15: 0] register, Close the RX GPIO Input settings, wait RX IRQ (URxIF) generated the interrupt flag, when after receiving RX IRQ (URxIF),Re-set the RX correspond to the GPIO port for the Input. After setting, again cleared UART state flag register and clear the UART RX Data Buffer and RX IRQ (URxIF), to complete the Auto Baud rate initialization settings.
- 3. Set Auto-baud Enable and Detection: Open Auto baud rate function RxABDEn = 1b, and wait for the 0x55.After receiving 0x55, register 0x40E08 [15: 0] will automatically fill in the target transfer rate, Completion of Auto-baud rate settings. Final recommendations can be done after the Auto-baud rate, increasing the Hand shark process; the purpose is to confirm the auto-baud rate was correct.



Communication IO pins

The EUART communication bus only uses two wires, TX/RX; the chip allocates 6 sets of communication IO pins (each set includes the TX/RX wires) for the EUART module for users to perform designs freely. But this is the IO port multiplexing function, through the GPIO Alternate Function Controller 0x40844's control bits PTUR and PTURE However, the reuse functions of the IO port can be used to conveniently select and enable the communication IO pins of the EUART via the controller PTUR [2:0]/PTURE; accordingly, when using the EUART, the IO communication pins should be enabled, and the corresponding IO pins should be set as the input mode or output mode. The distribution of the EUART communication IO pins is as shown in the following table.

UART

PTUR[2:0]	PTURE	TX	RX	PTUR[2:0]	PTURE	TX	RX
000	1	Rsv	Rsv	100	1	PT8.0	PT8.1
001	1	Rsv	Rsv	101	1	PT8.4	PT8.5
010	1	PT2.0	PT2.1	110	1	PT9.0	PT9.1
011	1	PT2.4	PT2.5	111	1	PT9.4	PT9.5

UART2

PTUR2[2:0]	PTURE	TX2	RX2	PTUR2[2:0]	PTURE	TX2	RX2
000	1	Rsv	Rsv	100	1	PT8.2	PT8.3
001	1	Rsv	Rsv	101	1	PT8.6	PT8.7
010	1	PT2.2	PT2.3	110	1	PT9.2	PT9.3
011	1	PT2.6	PT2.7	111	1	Rsv	Rsv

Table 26-1 EUART communication IO pin distribution

26.2. Register address

UART Register Address	31 24	23 16	15 8	7 0
UART Base Address + 0x00(0x40E00)	Mask0	REG0	Mask1	REG1
UART Base Address + 0x04(0x40E04)	-	-	Mask2	REG2
UART Base Address + 0x08(0x40E08)	-	-	Baud	Rate
UART Base Address + 0x0C(0x40E0C)	-	Tx	-	Rx

⁻Reserved



26.3. Register function

26.3.1. UART register 0

	UART Base Address + 0x00 (0x40E00)								
Symbol		UARTCR0 (UART Control Register 0)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	Mask	OErr	NErr	FErr	PErr	TxBusy	TxBF	RxBusy	RxBF
RW	R0W-0		RW0-0			R-0			
Bit	[15:08]	[7:	[7:6]		:4]	[3]	[2]	[1]	[0]
Name	MASK	PLen		DL	.en	RxIT	RxEn	TxIT	TxEn
RW	R0W-0	RW-1		RV	V-2		RV	V-0	

Bit	Name	Desc	cription			
		Rx Buffer over run error flag				
Bit[23]	OErr	0	Normal			
		1	Over run			
		Rx N	loise detected flag			
Bit[22]	OErr	0	Normal			
		1	Noise detected			
		Rx F	rame check error flag			
Bit[21]	FErr	0	Normal			
		1	Frame check error			
		Rx P	arity check error			
Bit[20]	PErr	0	Normal			
		1	Parity check error			
	TxBusy	Тх В	usy flag			
Bit[19]		0	Idle			
		1	Busy			
		Тх В	uffer Full flag			
Bit[18]	TxBF	0	Empty			
		1	Full			
		Rx B	usy flag			
Bit[17]	RxBusy	0	Idle			
		1	Busy			
		Rx B	uffer Full flag			
Bit[16]	RxBF	0	Empty			
		1	Full			
Bit[7~6]	PLen	Tx st	top length control			
المارة المارة	1 2011	0	0.5Bit			



		1	1Bit						
		2	1.5Bit						
		3	? Bit						
		Tx/R	Tx/Rx data length						
			Normal Mode	Parity Check Mode					
Bit[5~4]	DLen	0	6 Bit Mode	5 Bit Mode					
Dit[3~4]	DLGII	1	7 Bit Mode	6 Bit Mode					
		2	8 Bit Mode	7 Bit Mode					
		3	9 Bit Mode	8 Bit Mode					
		Rx ir	Rx interrupt method selection						
Bit[3]	RxIT		Send out the interrupt when the Rx Data Buffer has data,						
ыцэј		0	and the interrupt disappears after the data are read.						
		1 Send out the interrupt after one piece of data is received by the							
		UAR	T Rx control switch						
Bit[2]	RxEn	0	0 Disable						
		1	Enable						
		Tx in	terrupt method selection						
Bit[1]	TxIT		Send out the interrupt when the Ta	x Data Buffer is idle,					
Dit[1]	1 71 1	0	and the interrupt disappears after the data are written in.						
		1	Sent out the interrupt after one piece of data is transmitted by the Tx.						
		UAR	T Tx control switch						
Bit[0]	TxEn	0	Disable						
		1	Enable						

26.3.2. UART register 1

	UART Base Address + 0X04 (0X40E04)							
Symbol		UARTCR1 (UART Control Register 1)						
Bit		[31:16]						
Name								
RW				-				
Bit	[15:08]	[07:05]	[04]	[03]	[02]	[01]	[00]	
Name	Mask - RxABDF RxABDEn RxWUEn PrtEn PrtOD						PrtODD	
RW	R0W-0 - RW-0							

Bit	Name	Description	Description		
		Automation	Automatic baud rate detection switch		
Bit[4]	RxABDF	0	Normal		
		1	Error occur		
Bit[3]	RxABDEn	xABDEn Automatic baud rate detection error flag			



		0	Turn off
		1	Turn on
		Automation	c wake-up mode
Bit[2]	RxWUEn	0	Disable
		1	Enable
		Parity che	eck switch
Bit[1]	PrtEn	0	Disable
		1	Enable
		Select the	e odd parity check, even parity check
Bit[0]	PrtODD	0	Even parity check
		1	Odd parity check

26.3.3. UART register 2

	UART Base Address + 0X08 (0X40E08)						
Symbol	UARTCR2 (UART Control Register 2)						
Bit	[31:16]						
Name	-						
RW	•						
Bit	[15:0]						
Name	Baud Rate						
RW	RW-X						

Bit	Name	Description
Bit[15~0]	Baud Rate	UART baud rate setting

26.3.4. **UART** register 3

	UART Base Address + 0X0C (0X40E0C)								
Symbol	UARTCR3 (UART Control Register 3)								
Bit	[31:25]	[24:16]							
Name	-	Tx Data							
RW	-	W-X							
Bit	[15:9]	[8:0]							
Name	-	Rx Data							
RW	-	R-X							

X Precautions X

When HY16F3981 $0x40E0C \sim 0x40E0F$ any byte read, will trigger Rx Data Buffer is read and clear the Rx Data Buffer.

Bit	Name	Description
Bit[24~16]	Tx Data	Tx Data Buffer
Bit[8~0]	Rx Data	Rx Data Buffer



26.4. UART using instruction:

For HY16F3981, there are two sets UART for users to use, UART and UART2.Use UART serial transmission control process is as follows: First, initialize UART I/O pin setting, the setting section in the initialization of the UART needs to be aware that after you choose TX / RX IO communication pins, you need to turn on IO communication pin action first, and the corresponding IO pins requires GPIO to set as input or output mode. The second point is UART time pulse source selection control: UART time pulse source can choose to use internal oscillator or external oscillator. UART time pulse selection and UART frequency selection determines the speed of transformation. After the above two points have been set to complete the UART transmission protocol, including baud rate settings and transmission bits and other options, the final set in the UART is completed, you need to do a short Delay time setting, this is IO initialization stabilization time, when the IO Initialization to achieve stability, you can do UART enable action to complete the UART initialization action. It is recommended that all the data is received and transmitted at (Interrupt) interrupt events which do treatment, if you are using UART, interrupt processing is done in the INT HWO, if you are using UART2, in INT HW7 do interrupt handling. After completing the initialization of UART and turn on TX and RX UART interrupt enablement, you can start waiting for an interrupt condition fulfilled and do UART serial data transmission.

UART interrupt Description:

The following is URxIF, URxIR, IRxIE use relational instructions.


	INT Base Address +	X00 (0)	X40000)					
Symbol								
Bit	[31:24]	[23:22]		[20]	[19]	[18]	[17]	[16]
Name	MASK	-	12CEIE	12CIE	UTxIE	URxIE	STxIE	SRxIE
RW	R0W-0	-	RW-0					
Bit	[15:14] [13] [12] [11] [10] [09] [08]	[07:06]	[05]	[04]	[03]	[02]	[01]	[00]
Nome	MASK		I2CEIF	IOCIE		LIDVIE	СТИГ	CDVIC
Name	- I2CEIR I2CIR UTXIR URXIR STXIR SRXIF	-	12CEIF	IZCIF	UIXIF	URXIF	SIXIF	SRxIF
RW	R-0	-			R۱	N0-0		

When -URxIE = 0b, UART RX receives an interrupt occurs, URxIR = 0b. URxIF = 1b, but not into the wafer in the interrupt subroutine HW0.


- -URxIE = 1b, when the UART RX interrupt reception occurs, URxIR = 1b. URxIF = 1b, the wafer into the interrupt subroutine HW0 in.
- When clearing URxIF = 0b action, while URxIR = 0b.
- Currently the subject of libraries for cleanup actions interrupt flag, is controlled by the operating URxIF.



UART TX Interface Description:



UART Transmit Block Diagram




Action Description:


- -TXRF, This is the Tx Shift Register of state.
- When the write data to the TX Data register, TxBF = 1b, on behalf of Tx Buffer is not empty. After the data will be shifted into the Tx shift Register, then Tx Buffer is empty, TxBF = 0b.
- Time when all Tx data has not been sent out, at this time and write data to the TX Data register, the TxBF = 1b, on behalf of Tx Buffer is not empty. Information within Tx shift Register until after all send out, Tx Buffer has shifted to the information within Tx shift Register, the TxBF = 0b.
- When the situation under TxBF = 1b, and write data to the TX Data register, then the value will be overwritten with the new information over the past Tx Buffer. Users need to judge, to avoid data being overwritten.
- -TxIT Setting will affect the way UTxIF interrupt is generated (Fig described in TxIRQ). When TxIT = 0b, the way it UTxIF generated in HY16F188 products use the same way. In HY16F19xB series product, an increase of TxIT = 1b new feature set.
- -TxIT = 0b, an interrupt, the interrupt after writing data disappear when the TX Buffer idle; UTxIF TxBF flag and the flag is reversed. Just Tx Buffer is empty, UTxIF = 1b. Therefore, in this state, if the program outset to open UTxIE = 1b, then it will stop entering the interrupt.
- TxIT = 1b, TX when a data transfer completion interrupt is issued; when a data output STOP happen to complete, will generate an interrupt flag UTxIF = 1b. Users can voluntarily remove UTxIF = 0b through instruction. This approach will facilitate the user wants to know when the information after the complete output, interrupt notification occurs.



UART RX Interface Description:



UART Receive Block Diagram



Action Description:


When -UART begins to receive data, when receiving UART CLOCK STAR after half time, RxBusy = 1b, have not received complete information within the RX Buffer, RX Buffer is empty, so RxBF = 0b. When the data reception is complete, the occurrence of STOP, RxBusy = 0b, RX Buffer has information, so RxBF = 1b.

- -RxIT Setting will affect the way URxIF interrupt is generated (Fig described in RxIRQ). When RxIT = 0b, the way it URxIF generated in HY16F188 products use the same way. In HY16F19xB series product adds new features set RxIT = 1b.
- -RxIT = 0b, an interrupt, the interrupt After reading the information disappears when the RX Buffer Data; when the data reception is complete, RxBusy = 0b, RxBF = 1b, the interrupt flag occurs URxIF = 1b. At this point after reading the Rx Data must register through the action, then the next clear URxIF = 0b action, then we can properly clear the interrupt flag, if no Rx Data register read operation, through the instruction does not clear URxIF state.
- -RxIT = 1b, when a data receiving end RX interrupt is issued; when the data reception is complete, RxBusy = 0b, RxBF = 1b, the interrupt flag occurs URxIF = 1b. At this point do not need to read Rx Data register, you can directly through the command to clear URxIF = 0b action.



Use the UART Auto Wake up description:

When the HY16F3981 chip into the power-saving mode (Sleep or Idle Mode), can be designed to use UART's RX pin to do wake-up action. When entering the power-saving mode, RxIRQ received the first data to wake up the chip, the need to avoid using as a related operation. The UART WakeUp setup procedure is described below.



- 1. UART initialization settings: TX and RX Port settings, TX and RX corresponding to the GPIO pin need to set the corresponding TX for the Output and RX to Input. Note that the RX pin status must be set to the internal Pull High state or the external line to pull the RX pin to the Pull High state.
- Enable the UART Wake up function by setting the scratchpad 0X40E04 [2] = RxWUEn =
 1b and turning on the RX Interrupt and enabling the global interrupt GIE = 1.
- 3. Set the CPU to enter power saving mode (Sleep or Idle Mode). Note: before entering the power-saving mode, you need to first switch the CPU operating frequency to the internal low-frequency LPO, and then turn off the CPU HAO action, so as to meet the specifications expected to power-saving mode state.
- 4. Wait for the TX signal from the Host to be sent to the HY16F3981 to wake up the chip. When the HY16F3981 receive the TX signal transmitted by the Host, it will enter the UART interrupt first. After the RxBF Flag, clear the invalid data and the relevant Interrupt Flag, and then re-open the internal HAO high frequency, the CPU operating frequency to switch to HAO, leaving the UART interrupt routine to return to the main program.

Note: The interrupt flag before RxBF is used to wake up the chip, and should be avoided as the related operation. If wake-up from Sleep mode waits at least 64msec (max: <100msec), the chip can begin to operate. Wait for the UART command sent from Host to HY16F19xB to be invalid.



27. ENHANCED UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMIT (EUART2)

27.1. Overall description

Please refer to UART

27.2. Register address

UART2 Register Address	31 24	23 16	15 8	7 0
UART2 Base Address + 0x00(0x40E10)	Mask0	REG0	Mask1	REG1
UART2 Base Address + 0x04(0x40E14)	-	-	Mask2	REG2
UART2 Base Address + 0x08(0x40E18)	-	-	Baud	Rate
UART2 Base Address + 0x0C(0x40E1C)	-	TX2	-	RX2

⁻Reserved

27.3. Register function

27.3.1. UART2 register 0

	UART2 Base Address + 0x10 (0x40E10)								
Symbol		UART2CR0 (UART2 Control Register 0)							
Bit	[31:24]	[31:24] [23] [22] [21] [20] [19] [18] [17] [16]							
Name	Mask	OErr	NErr	FErr	PErr	TxBusy	TxBF	RxBusy	RxBF
RW	R0W-0	V-0 RW0-0 R-0							
Bit	[15:08]	[15:08] [7:6]			:4]	[3]	[2]	[1]	[0]
Name	MASK	SK PLen			DLen		RxEn	TxIT	TxEn
RW	R0W-0	/-0 RW-1			V - 2		RV	V-0	

Bit	Name	Description		
		Rx Buffer over run error flag		
Bit[23]	OErr	0 Normal		
		1 Over run		
		Rx Noise detected flag		
Bit[22]	Bit[22] NErr	0 Normal		
		1 Noise detected		
		Rx Frame check error flag		
Bit[21]	FErr	0 Normal		
		1 Frame check error		
		Rx Parity check error		
Bit[20]	PErr	0 Normal		
		1 Parity check error		
Bit[19]	TxBusy	Tx Busy flag		



		0	Idle							
		1	Busy							
			Buffer Full flag							
Bit[18]	TxBF									
Bit[10]	ואטו	1	Full							
		1	x Busy flag							
Bit[17]	RxBusy	-	Idle							
Sit[17]	Tubucy	1	Busy							
		Ļ.	x Buffer Full flag							
Bit[16]	RxBF		Empty							
Dit[10]	TOOL	1	Full							
		1	stop length control							
		0	0.5Bit							
Bit[7~6]	PLen	1	1Bit							
Ditti of	1 2011	2								
		3	2 Bit							
		-	√Rx data length							
			Normal Mode	Parity Check Mode						
		0	6 Bit Mode	5 Bit Mode						
Bit[5~4]	DLen	1	7 Bit Mode	6 Bit Mode						
		2	8 Bit Mode	7 Bit Mode						
		3	9 Bit Mode	8 Bit Mode						
		R	x interrupt method selection							
			Send out the interrupt when the R	k Data Buffer has data,						
Bit[3]	RxIT	0 and the interrupt disappears after the data are read.								
		1	Send out the interrupt after one pie	ece of data is received by the Rx.						
		U	ART Rx control switch							
Bit[2]	RxEn	0	Disable							
		1	Enable							
		T>	interrupt method selection							
D:+[4]	TVIT		Send out the interrupt when the T>	CData Buffer is idle,						
Bit[1]	TxIT	and the interrupt disappears after the data are written in.								
		1	Sent out the interrupt after one pie	ce of data is transmitted by the TX.						
		U	ART TX control switch							
Bit[0]	TxEn	0	Disable							
		1	Enable							



27.3.2. UART2 register 1

	UART2 Base Address + 0x14 (0x40E14)						
Symbol		UART2CR1 (UART2 Control Register 1)					
Bit		[31:16]					
Name		-					
RW		-					
Bit	[15:08]	[15:08] [7:5] [4] [3] [2] [1] [0]					
Name	Mask	Mask - RxABDF RxABDEn RxWUEn PrtEn PrtODD					
RW	R0W-0	R0W-0 - RW-0					

Bit	Name	De	Description					
		Αι	Automatic Baud Rate Detection Error Flag					
Bit[4]	RxABDF	0	Normal					
		1	Error occurs					
		Αι	utomatic detection of baud rate switch					
Bit[3]	RxABDEn	0	Disable					
		1	Enable					
		Αι	utomatic wake-up mode					
Bit[2]	Bit[2] RxWUEn	0	Disable					
		1	Enable					
		Pa	arity check switch					
Bit[1]	PrtEn	0	Disable					
		1	Enable					
			elect the odd parity check, even parity check					
Bit[0]	PrtODD	0	Even parity check					
		1	Odd parity check					

27.3.3. UART2 register 2

	UART2 Base Address + 0x18 (0x40E18)					
Symbol	UART2CR2 (UART2 Control Register 2)					
Bit	[31:16]					
Name	RSV.					
RW	R-0					
Bit	[15:0]					
Name	Baud Rate					
RW	RW-X					

Bit	Name	Description
Bit[15~0]	Baud Rate	UART baud rate setting



27.3.4. **UART2** register 3

	UART2 Base Address + 0x1C (0x40E1C)						
Symbol	UART2CR3 (UART2 Control Register 3)						
Bit	[31:25]	[24:16]					
Name	-	Tx Data					
RW	-	W-X					
Bit	[15:9]	[8:0]					
Name	-	Rx Data					
RW	-	R-X					

Bit	Name	Description
Bit[24~16]	Tx Data	Tx Data Buffer
Bit[8~0]	Rx Data	Rx Data Buffer

27.4. UART2 using instruction.

UART2 and UART control position different places that register with the IO pin configuration different interrupt vector, UART for the INT HW0,UART2 is INT HW7, the same way test the control order.



28. I2C COMMUNICATION INTERFACE

28.1. Overall description

HY16F3981 have one communication interface (I²C), containing the shown (Master) and Slave) Two operating modes are as follows. Host mode can transmit a signal to the I²C Bus I²C packet format combined transfer controller (Transmission Controller, Tx Controller) according to the needs of the system and to determine the transfer rate Clock Generator required. The Slave Controller can receive signals on the I²C Bus to (Slave) mode accepts communications (Master) Host Bus on the demand, combined with a host data transfer controller backhaul needs.




FIG. 28-1 I²C communication structure diagram

28.1.1. Communication I2C interface features:

The standard I²C serial interface includes the SDA and the SCL with two pins.

The pin has the open-type open drain output structure, which needs the external pull-up resistor to ensure the high-level output. The standard I2C serial interface is be set to be under the master mode, slave mode or the master/slave mode. The programmable clock is allowed to adjust the transmission rate of the I²C.

The data are bi-directionally transmitted between the master and the slave.

The I²C allows large operating voltage range. The reference design of the I²C uses a 7-bit length address space but reserves 16 address to deal with a group of buses and the communication between up to 112 (128-16=112) nodes.






FIG. 28-2 I²C bus device hooking diagram

28.1.2. Communication I2C interface signal Start signal (START):

Under the master mode, the SCL is high potential. The SDA sent from high potential to low potential to enable the data transmission.

DATA and ADDRESS signals:

I²C serial interface protocol is only needed when the SCL is low potential; The SDA can be changed only according to the data.

Acknowledge signal:

Data reception (Slave) starts right after the initial 8 bits.

Transmitting data to the device (Host) is to send a low potential, which means the data are received.

STOP signal:

Under the master mode, the SCL is high potential. The SDA sent from low potential to high potential to end the data transmission.






FIG. 28-3 I²C bus clock diagram

Data transmission rate calculation:

I²C internal register CRG [7: 0] can control the main terminal mode data transfer rate. I²C bus SCL connection pin serial data transmission speed depends on the I²C circuit clock source (APCK) and serial transmission rate register CRG [7: 0] value is set, I²C serial data transfer rate can be represented by the following formula to determine:

(I2CK)Data Baud Rate = (APCK) / [4X (CRG + 1)] (Equation 29-1)

Note:

I²C Master Mode and I²C Slave Mode under, SCL can support a maximum speed of 400kHz.

Time-out function (Time-Out):

Time-out function is to prevent the I²C controller from locking the I²C communication bus when the I²C works in order to provide enough time to deal with the MCU I²C controller. Therefore, the response of the I²C controller to each bit will occur only after the SCL is reduced to low potential; at this time, the master end cannot receive the next clock signal; in other word, a clock stretching takes place. However, when the MCU is too busy or cannot reply to the I²C controller for other reasons, the SCL I²C communication bus may be locked under the low potential.

In order to prevent from the above situation, Time-out controller can be set according to programmers Time-out conditions. The machine detects SCL is pulled Low time when the Time-out is determined to establish, I²C controller will release the SCL and generates an interrupt to the MCU.

Time-out control circuit is I²C clock source (I2CK) to count condition,I2CK to TOPS set of values can be up to 128 Pre-scale, According to TOPS and TOLimit register to determine the Time-out time the machine is set to Low .SCL time. (Referred to herein as SCLo) If has not been reached SCLo in Time-out time is released as High, the Time-out controller internal counter will be reset, and in the next SCLo counted again when pulled Low; If SCLo exceeds the Time-out time is still pulled Low, the Time-out flag (TOFlag) will be set, , and interrupt request MCU processing.

After the Time-out flag is set up, and later in the course of transmission will be in response to NACK I²C Bus. To clear the MCU after the Time-out flag, I²C control circuit to normal use,



time-out of the flag must be cleared TOWn off and back on, so Time-out control circuit reply initial state.

I²C communication pin

The I²C bus only has two wires, but the chip allocates 8 sets of communication IO pins for the I²C module (Each set of IO pins includes SCL/SDA), which is for the reuse functions of the IO port. In this way, users can conveniently select different communication pins. The corresponding communication pins can be selected and enabled via the controllers I2CPTS0x40844 [19:17], I2CPTEn 0x40844[16]. When using the functions of the I²C, the communication IO pins should be enabled, and the corresponding IO pin should be set under the input mode or output mode. The following table is the communication pin distribution table.

I2CPTS[2:0]	I2CPTEN	SCL	SDA	I2CPTS[2:0]	I2CPTEN	SCL	SDA
000	1	Rsv	Rsv	100	1	PT2.0	PT2.1
001	1	Rsv	Rsv	101	1	PT2.2	PT2.3
010	1	Rsv	Rsv	110	1	PT2.4	PT2.5
011	1	Rsv	Rsv	111	1	PT2.6	PT2.7

Table 28-1 I²C communication IO pin distribution

Note: HY16F3981 portfolio I²C application, initialize GPIO pin function as input or output mode is selectively set, a user on the I2C initialization process can omit this step of the process.

28.1.3. Communication I2C interface flow

I²C serial interface terms

(SPIA): It means Action Register (ACT) giving instructions to the Action control register, where S is the Start instruction, and P is the Stop instruction, I am the interrupt flag and A is the Acknowledge instruction.

SPIA: It means Action Register (ACT) reading the value of the Action control register, which can be used to determine the interrupt flag or other instructions are finished or not. STA: It means reading the value of the Status register, which is used to show the current operating status of the I²C circuit.

The following flow chart will respectively express the statuses of the I²C interface by (circular frame with gray background), (circular frame with white background) and (white rectangular frame):

HY16F3981 User's Guide 21-bit ENOB ΣΔΑDC,32-bit MCU & 64 KB Flash 4X32~6X30 LCD Driver



Status with IRQ	
Status without IRQ	
Action	

Circular frame with gray background: it means the I²C status that the interrupt flag is established.

Circular frame with white background: it means the I²C status that the interrupt flag is not established and needs to be read actively by the MCU.

White rectangular frame: it means the instructions to the I²C should be given by the MCU.



28.1.4. I2C Master TX flow




FIG. 28-4 Master Transmitter Mode



28.1.5. I2C Master RX flow




FIG. 28-5 Master Receiver Mode



28.1.6. I2C Slaver TX flow




FIG. 28-6 Slave Transmitter Mode



28.1.7. I2C Slaver RX flow




FIG. 28-7 Slave Receiver Mode



28.1.8. I2C General Call flow




FIG. 28-8 General Call Mode



28.2. Register address

I2C Register Address	31 24	23 16	15 8	7 0
I2C Base Address + 0X00 (0X41000)	-	-	MASK0	I2C_CON0
I2C Base Address + 0X04 (0X41004)	MASK1	I2C_CON1	MASK2	I2C_CON2
I2C Base Address + 0X08 (0X41008)	MASK3	I2C_CON3	MASK4	I2C_CON4
I2C Base Address + 0X0C (0X4100C)	MASK5	MASK6	I2C_CON5	I2C_CON6
I2C Base Address + 0X10 (0X41010)	-	-	-	I2C_CON7
I2C Base Address + 0X14 (0X41014)	-	-	-	I2C_CON8

⁻ Reserved

28.3. Register function

28.3.1. I2C register 0

	I ² C Base Address + 0x00 (0x41000)							
Symbol		I2C	CR0 (I2C Control	Register 0)				
Bit			[31:16]					
Name		RSV.						
RW		R-0						
Bit	[15:8]	[7:3]	[2]	[1]	[0]			
Name	MASK	MASK - GCRst TOEn I2CEn						
RW	R0W-0	-	RW-0					

Configuration Register (CFG)

		-			
Bit	Name	Descrip	Description		
		Genera	General calling reset enable control		
Bit[02]	GCRst	0	Disable		
		1	Enable		
		Time-out reset function enable control			
Bit[01]	TOEn	0	Disable		
		1	Enable		
		I2C fund	2C function enable control		
Bit[00]	I2CEn	0	Disable		
		1	Enable		

Note: When I2CEn is off, it will shut off the I²C internal clock, in addition to Configuration Register can write, the rest of the register will not be able to write data.



28.3.2. I2C register 1

Action Register (ACT)

	I2C Base Address + 0x04 (0x41004)								
Symbol			120	CCR1 (I2	C Control F	Register 1)		
Bit	[31:24]	[31:24] [23] [22] [21] [20] [19] [18] [17] [16]					[16]		
Name	MASK	MAct	SAct	Rx P/Sr	R/W	DF	A/NA	GC	ARB
RW	R0W-0				R-	0			
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	SEn	10bEn	3BEn	EIRQFlag	START	STOP	IRQFlag	A/NA
RW	R0W-0				RW	-0			

Bit	Name	Description
		Master mode enable flag
Bit[23]	MAct	0 Disable
		1 Enable
		Slave mode enable flag
Bit[22]	SAct	0 Disable
		1 Enable
		Reception stop or restart flag
Bit[21]	Rx P/Sr	0 Normal
		1 The reception stop or restart flag has been sent or received
		Read/write status flag
Bit[20]	R/W	0 The writing instruction has been sent or received.
		1 The reading instruction has been sent or received.
		Data flag
Bit[19]	DF	0 Normal
		1 The I ² C data have been sent or received.
		Response signal (ACK) status flag
Bit[18]	A/NA	O The response signal (ACK) has yet to be sent or received.
		1 The response signal (ACK) has been sent or received.
		General calling status flag
Bit[17]	GC	0 Normal
		1 The general calling operation is performed now.
		Arbitration loss flag
Bit[16]	ARB	0 Normal
		1 Arbitration loss
		(I ² C Slave)Slave mode enable control
Bit[07]	SEn	0 Disable
		1 Enable
		(I ² C Slave)Slave 10-bit address code mode enable control
Bit[06]	10bEn	0 Disable
_ · ·		1 Enable the 10-bit address code mode
D:4[0E]	2DE:	(I ² C Slave)Slave sending 3 pieces of data function enable control
Bit[05]	3BEn	0 Disable



1	I.	
		1 Enable the slave continuously sending 3 pieces of data function.
		Error flag, related to the error interrupt flag I2CEIF; the I2CEIF can be
		cleared after the bit is cleared.
Bit[04]	EIRQFlag	0 Normal
		The time-out or receiving accidental start (stop) signal or
		1 arbitration failure takes place.
		(S) Start signal control bit
Bit[03]	START(S)	0 Normal
		1 Generate the start signal from the I ² C bus.
		(P) Stop signal control bit
Bit[02]	STOP(P)	0 Normal
		1 Generate the stop signal from the I ² C bus.
		(I) Interrupt control bit
		0 Normal;
		Reply to the interrupt; the device will reply to the interrupt after
Bit[01]	IRQFlag(I)	receiving 9 clocks, and then draw the SCL to low potential until the
		bit is cleared and release the SCL signal wire; writing in 0 will clear
		the device status control bit and make the I ² C proceed to the next
		1 status.
		(A) Response signal replying control bit
Bit[00]	A/NA(A)	0 No reply ACK or Reply NACK
		1 The response signal (ACK) has been replied.

28.3.3. I2C register 2

	I ² C Base Address + 0x08 (0x41008)						
Symbol	mbol I2CCR2 (I2C Control Register 2)						
Bit	[31:24]		[23:16]				
Name	MASK CRG						
RW	R0W-0	R0W-0 RW-0					
Bit	[15:08]	[7]	[6:4]	[3:0]			
Name	MASK TOFlag TOPS TOLimit						
RW	R0W-0	R-0 RW-0					

Bit	Name	Descript	Description		
		I ² C bus data serial transmission rate control register			
Bit[23~16]	CRG	0	Set 0		
		1	Set 1		

The data serial transmission rate of the I²C bus is determined by the values of the clock source of the I²C and the serial transmission rate control register CRG; the data serial transmission rate of the I²C bus can be calculated according to the following equation:



 $I2CK = (APCK) / [4 \times (CRG + 1)]$

Note:

I2CK recommend less than 400K Hz

Bit	Name	Descrip	tion
		Time-ou	t flag
Bit[7]	TOFlag	0	Normal
		1	The I2C bus clock wire high/low potential control is overtimed.
		Time-ou	t clock frequency divider configuration
		111	CLKPS = I2CK / 128
		110	CLKPS = I2CK / 64
		101	CLKPS = I2CK / 32
Bit[6~4]	TOPS	100	CLKPS = I2CK / 16
		011	CLKPS = I2CK / 8
		010	CLKPS = I2CK / 4
		001	CLKPS = I2CK / 2
		000	CLKPS = I2CK / 1
		Time-ou	t upper limit configuration
		1111	16x CLKPS Cycle
		1110	15x CLKPS Cycle
		1101	14x CLKPS Cycle
		1100	13x CLKPS Cycle
		1011	12x CLKPS Cycle
		1010	11x CLKPS Cycle
		1001	10x CLKPS Cycle
Bit[3~0]	TOLimit	1000	9x CLKPS Cycle
		0111	8x CLKPS Cycle
		0110	7x CLKPS Cycle
		0101	6x CLKPS Cycle
		0100	5x CLKPS Cycle
		0011	4x CLKPS Cycle
		0010	3x CLKPS Cycle
		0001	2x CLKPS Cycle
		0000	1x CLKPS Cycle



28.3.4. I2C register

Slave ID0 (SID0)

	I ² C Base Address + 0x0C (0x4100C)					
Symbol	I2C	CR3 (I2	2C Control Register 3)			
Bit	[31:24] [23:16]					
Name	SID1 MASK		SID0 MASK			
RW	R0W-0		R0W-0			
Bit	[15:9]	[8]	[7:1]	[0]		
Name	SID1	VD1	SID0	VD0		
RW	RW-0		RW-0			

Bit	Name	Descri	ption				
Bit[31~24]		SID1 MASK					
	SID1 MASK	0	Disable				
		1	Enable				
		SID0 N	MASK				
Bit[23~16]	SID0 MASK	0	Disable				
		1	Enable				
		SID1 s	lave address code configuration				
Bit[15~9]	SID1	0	Set 0				
		1	Set 1				
		Slave	address code valid control bit,				
Bit[08]	VD1	the bit	should be 1 when writing in the address code.				
Dit[00]	٧٥١	0	The slave address code is invalid.				
		1	The slave address code is valid.				
		SID0 s	lave address code configuration				
Bit[7~1]	SID0	0	Set 0				
		1	Set 1				
		Slave	address code valid control bit,				
Bit[00]	VD0	the bit should be 1 when writing in the address code.					
וונטטן	V D0	0	The slave address code is invalid.				
		1	The slave address code is valid.				

Note:

When operating in I²C slave mode, provides two Slave ID register, it can be applied at the same time the existence of two sets of slave mode. For example: VD0 set to 0x30, VD1 is set to 0x32. You can also use a combination of the two Slave ID 10 yuan slave addressing mode.

HY16F3981 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 64 KB Flash 4X32~6X30 LCD Driver



Built-in I²C Slave ID Comparator for comparing the received on I²C Bus Slave ID whether on Slave ID Register set ID consistency. When comparing the results were consistent demand Slave Mode will send an interrupt signal to the host system is ready for service, and when the I²C Bus clock signal SCL pulled Low Wait for the machine so that the host system has responded. The Slave Controller will wait for a response until the system has surrendered control over the SCL host. Therefore, in order to avoid system anomalies native prolonged occupation I²C Bus, users must set the appropriate timeout controller (Time-out Controller), so that for too long when no response to the system by releasing SCL Slave Controller of self-control, and send the wrong status interrupt signal.



28.3.5. I2C register

	I ² C Base Address + 0x10 (0x41010)							
Symbol	120	I2CCR4 (I2C Control Register 4)						
Bit		[31:16]						
Name	RSV.							
RW		R-0						
Bit	[15:8]	[15:8] [7:1] [0]						
Name	- Rx A7-1/D7-1 RW/D0							
RW	- R-X							

Receiver Data Buffer (RxAD)

Bit	Name	Description				
Bit[7~1]	Rx A7-1/D7-1	Registe	er RX[7:0] for receiving address or data			
		0	Set 0			
		1	Set 1			
	RW/D0	The red	ceived data is the 0 th value of the read/write instruction or			
D:4[O]		data.				
Bit[0]		0	Set 0			
		1	Set 1			

Transmitter Data Buffer 0 (TXAD)

	` ,						
	I ² C Base Address + 0x14 (0x41014)						
Symbol	I ² C	5 (I ² C Control Register 5)					
Bit	[31:24]	[23:17]	[16]				
Name	RSV.	TX2 A7-1/D7-1	Flag/D0				
RW	R-0	RW-X	·				
Bit	[15:08]	[7:1]	[0]				
Name	TX1 A7-0/D7-0	TX0 A7-1/D7-1	RW/D0				
RW		RW-X					

Bit	Name	Descr	Description				
	TX2 A7-1/D7-1	or the	mission register 2 for transmitting the address value of the data[7:1]				
Bit[23~17]		0	Set 0				
		1	Set 1				
		Trans	mission register 2 for transmitting the read/write instruction				
Bit[16]		or the value of the data[0]					
		0	Set 0				



		1	Set 1				
		Trans	mission register 1 for transmitting the address				
D;+[1E 0]	TX1 A7-0/D7-0	or the	value of the data[7:0]				
DII[10~0]		0	Set 0				
		1	Set 1				
	TX0 A7-1/D7-1	Trans	Transmission register 0 for transmitting the address				
D:+[7 41		or the value of the data[7:1]					
Bit[7~1]		0	Set 0				
		1	Set 1				
	RW/D0	Trans	mission register 0 for transmitting the read/write instruction				
Dit[00]		or the value of the data[0]					
Bit[00]		0	Set 0				
		1	Set 1				

Note:

In the communication process, to be transmitted when there is no data transmission register must be set to 0XFF.

Because the lowest bit, long pull Low easy for SDA bus lock in Low (0).

When operating in I²C slave mode (Slave), 1 byte if the work in standard mode, using TX0 A7-1 / D7-1 be single data transfer, if the work of 3 bytes mode, using TX0 A7-1 / D7-1, TX1 A7-0 / D7-0, TX2 A7-1 / D7-1 perform data transfer.

TX1 A7-0 / D7-0: Transmitter 2nd Data Buffer Bit7-0 for 3 Byte Mode Only After 3 byte mode data transfer is complete, this register is automatically set to FFh.

TX2 A7-0 / D7-0: Transmitter 3rd Data Buffer bit7-1 for 3 Byte modes only. Flag / D0: Transmitter 3rd Flag or Data buffer bit 0 for 3 byte mode only After 3 byte mode data transfer is complete; this register is automatically set to FFh.

28.4. Model program function

28.4.1. I2C initialize instruction

I²C Master Mode Initial

- Lead: Configuration I2CK, configured as I2C GPIO mode.
- Configure I2CEn-enable I2C and I2C internal clock circuit.
- Configure CRG enable I2C operating in the required transmission rate.
- Configure TOPS Clock Stretching and TOLimit set time limit.
- Configuration I2CEn and TOEn-enable I2C and Time-out control circuit.
- I²C Master Mode Initial complete, the user can make use of ACT, STA, RxAD and TxAD registers and other information required to complete the transfer.



I²C Slave Mode Initial

- Lead: Configuration I2CK, configured as I²C GPIO mode.
- Configure I2CEn-enable I²C and I²C internal clock circuit.
- Configure TOPS Clock Stretching and TOLimit set time limit.
- Configure Slave IDx and Slave IDx Mask as a comparison of the Slave Mode ID.
- Configure SEn-enable Slave Mode circuitry.
- Configuration I2CEn and TOEn-enable I2C and Time-out control circuit.
- I2C Slave Mode Initial complete, the user can make use of ACT, STA, RxAD and TxAD registers and other information required to complete the transfer.

10 Bit Addressing I2C Slave Mode Initial

- Pre-Assignment: Configuring I2CK, the configuration of I²C GPIO mode.
- Configure I2CEn-enable I2C and I2C internal clock circuit.
- Configure TOPS Clock Stretching and TOLimit set time limit.
- Configure Slave IDx and Slave IDx Mask as a comparison of the Slave Mode ID.
- Configuration SEn and 10bEn-enable Slave Mode circuit 10 Bit Addressing circuit.
- Configuration I2CEn and TOEn-enable I2C and Time-out control circuit.
- I²C Slave Mode Initial complete, the user can make use of ACT, STA, RxAD and TxAD registers and other information required to complete the transfer.

3 Byte I²C Slave Mode Initial

- Lead: Configuration I2CK, configured as I2C GPIO mode.
- Configure I2CEn-enable I2C and I2C internal clock circuit.
- Configure TOPS Clock Stretching and TOLimit set time limit.
- Configure Slave IDx and Slave IDx Mask as a comparison of the Slave Mode ID.
- Configuration SEn and 3BEn-enable Slave Mode 3 Byte TX circuit and a control circuit.
- Configuration I2CEn and TOEn-enable I2C and Time-out control circuit.
- I²C Slave Mode Initial complete, the user can make use of ACT, STA, RxAD, TX0, TX1,
 TX2 and other information required to complete the transfer register.

28.4.2. I2C operating process instruction

Below is a common I²C EEPROM (24C02) control data format.

The following provides I²C Master Write & Read to read and write EEPROM allows the user to control commentary awareness of I²C operational processes.







Figure 28-9 I²C EEPROM data control format



I²C Master TX side process description:

Readers can refer to the following text, clearly understand I²C Master TX end I²C Single Write operation flow.



Master TX state flowchart of FIG 28-10 I2C

- First use HYCON C library instruction DrvI2C_Ctrl (1,0,0,0) setting (SPIA) = (1000) to complete the START condition, when executing the instruction DrvI2C_Ctrl (1,0,0,0), you can use oscilloscope from SCL and SDA pin observe the I²C START signal waveform has been sent.
- 2. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 90h, if 90h, 90h entering state. Use instruction within 90h state DrvI2C_WriteData fill SLAVE ADDRESS and using instructions DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000), when executing the DrvI2C_Ctrl within 90h state (0,0,0,0) You can use an oscilloscope I²C SLAVE ADDRESS waveform signal has been sent from the SCL and SDA pins.



- 3. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 84h, if 84h, on behalf of Slave has returned ACK, enter 84h state. Use instruction in this state DrvI2C_WriteData fill WORD ADDRESS and using instructions DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000), when executing the DrvI2C_Ctrl within 84h state (0,0,0,0) It can be observed from SCL and SDA pin I2CWORD ADDRESS waveform signal has been sent.
- 4. Use HYCON C library instruction Dev I²C GetStatus Flag status is confirmed STA 8Ch, if 8Ch, on behalf of Slave has returned ACK, enter 8Ch state. Within this state, use instruction DrvI2C_WriteData fill DATA BYTE and using instructions DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000), when executing the DrvI2C_Ctrl within 8Ch state (0,0,0,0), you can observe the I²C DATA BYTE signal has been sent from the waveform SCL and SDA pin.
- 5. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 8Ch, if 8Ch, on behalf of Slave gone back ACK. At this point, or enter 8Ch state, in this state, as it has been without any data transfer, so you can use the command DrvI2C_Ctrl (0,1,0,0) setting (SPIA) = (0100), when executed within 8Ch state Ends DrvI2C_Ctrl (0,1,0,0), can be observed I²C STOP waveform signal has been generated from the SCL and SDA pins.
- 6. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 30h, if 30h, representing the first document data transfer has been completed.



I²C Master TX & RX side process description:

Readers can refer to the following text; clearly understand I²C Master TX & RX and I²C Single Read operation flow.




Figure 28-11 flowchart state of I²C Master TX RX

- Before performing I²C Master RX process or the first to do I²C Master TX processes.
 First use HYCON C library instruction DrvI2C_Ctrl (1,0,0,0) setting (SPIA) = (1000)
 START condition, when executing the instruction DrvI2C_Ctrl (1,0,0,0), from SCL and
 SDA Pin observe the I²C START signal waveform has been sent.
- 2. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 90h, if 90h, 90h entering state. Use instruction within 90h state DrvI2C_WriteData fill SLAVE ADDRESS and using instructions DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000), when executing the DrvI2C_Ctrl within 90h state (0,0,0,0) It can be observed from SCL and SDA pin I2C SLAVE ADDRESS waveform signal has been sent.
- 3. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 84h, if 84h, on behalf of Slave has returned ACK, enter 84h state, using the instruction in this state DrvI2C_WriteData fill WORD ADDRESS and using instructions DrvI2C_Ctrl (0, 0,0,0) Setting (SPIA) = (0000), when executing the DrvI2C_Ctrl within 84h state (0,0,0,0) can be observed I2C WORD ADDRESS waveform signal from SCL and SDA pin has been sent.
- 4. Use HYCON C library instruction Drv I2C GetStatus Flag status is confirmed STA 8Ch, if 8Ch, on behalf of Slave has returned ACK, enter 8Ch state. Use instruction DrvI2C_Ctrl in this state (1,0,0,0) setting (SPIA) = (1000), when executing the DrvI2C_Ctrl within



- 8Ch state (1,0,0,0), from SCL and SDA pin Observation I²C repeated start waveform signal has been sent.
- 5. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is B0h, if B0h, on behalf of repeated start signal has been sent. Use instruction DrvI2C_WriteData fill SLAVE ADDRESS + 1 and using instructions DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000), when executed within B0h state Ends DrvI2C_Ctrl (0,0,0,0), can I2C SLAVE ADDRESS observed from SCL and SDA pin + 1 waveform signal has been sent, this time into the I²C Master RX processes.
- 6. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 94h, if 94h, on behalf of the Master side has received the return of SLAVE ADDRESS + 1 ACK, enter 94h state, use instruction DrvI2C_Ctrl (0,0,0,0) is set (SPIA) = (0000), when executing the DrvI2C_Ctrl within 94h state (0,0,0,0) can be observed I²C Slave DATA BYTE waveform signal from SCL and SDA pin has been sent.
- 7. Use HYCON C library instruction Dev I2C GetStatus Flag confirm STA status is 98h, if it is 98h, the representative has received DATA BYTE Master end Slave end of the back data and Master has sent NACK signal to the Slave side. DrvI2C_ReadData read back using the command DATA BYTE data sent by Slave end and set (SPIA) = (0100), Stop sending end signal.
- 8. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 30h, if 30h, representing the first document data read has been completed.



I²C Slave RX side process description:

Readers can refer to the following text; clearly understand I²C Slave RX end and operational processes of I²C Single Write.




FIG. 28-12 I2C Slave RX state flowchart

- 1. After completion of I²C Slave initialization, the first end of the first I²C Master SLAVE ADDRESS send information to the I²C Slave end, if there is the right-side I²C Slave back ACK, this time I²C Slave side will enter the state 0x44, and this time if you use an oscilloscope SCL and SDA pin state, it can be seen I²C Master has sent information to the SLAVE ADDRESS I²C Slave, and I²C Slave side has done a first ACK signal response.
- 2. When the I²C Slave end into the 0x44 state, this time on behalf of I²C Slave has done a first ACK reply, this time I²C Master end WORD ADDRESS if sent information to the I²C Slave side, when I²C Slave end use instruction DrvI2C_Ctrl (0, 0,0,1) setting (SPIA) = (0001), when the implementation of End (SPIA) = (0001) control state, on behalf of I²C



- slave terminal has received the information and do WORD ADDRESS ACK reply, this time if you use oscilloscope SCL and SDA pin state, it can be seen I²C Slave has done a second signal of ACK reply, I²C Slave enter 0x4C end state.
- 3. I²C Slave enter 0x4C end state, then I²C Slave end use instruction DrvI2C_ReadData accept WORD ADDRESS data, this time I²C Master will then send DATA BYTE end data to I2C Slave side, when I²C Slave end use instruction DrvI2C_Ctrl (0, 0,0,1) Setting (SPIA) = (0001), when the implementation of End (SPIA) = (0001) control state, on behalf of I²C Slave DATA BYTE data has been received and made ACK reply, and this time if you use an oscilloscope SCL and SDA pin state, it can be seen I²C Slave side has done a third of the ACK signal reply, I²C Slave side or enter 0x4C state.
- 4. I²C Slave enter 0x4C end state, then I²C Slave end use instruction DrvI2C_ReadData accept DATA BYTE data, when the I²C Slave end use instruction DrvI2C_Ctrl (0,0,0,1) setting (SPIA) = (0001) after, I²C Master terminal will send signals to the I²C Slave STOP end, this time if you use an oscilloscope to observe the state of SCL and SDA pin, you can see I²C Master terminal sends signals to the I²C Slave STOP end, I²C Slave end into the 0x30 state.
- 5. I²C Slave end into the 0x30 state, on behalf of I²C Slave end has received I²C Master STOP signal sent by the end, this time using the command DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000), let I²C Slave end re-enter the initial state, waiting for the next I²C Master end signal sent signals.



I²C Slave TX & RX Flow Description:

Readers can refer to the following text; clearly understand I²C Slave TX & RX and I²C Single Read operation flow.




FIG.28-13 I²C Slave TX RX state flowchart

- 1. After completion of I²C Slave initialization, the first end of the first I²C Master SLAVE ADDRESS send information to the I²C Slave end, if there is the right-side I²C Slave back ACK, this time I²C Slave side will enter the state 0x44, and this time if you use an oscilloscope SCL and SDA pin state, it can be seen I²C Master has sent information to the SLAVE ADDRESS I²C Slave, and I²C Slave side has done a first ACK signal response.
- 2. When the I²C Slave end into the 0x44 state, this time on behalf of I²C Slave has done a first ACK reply, this time I²C Master end WORD ADDRESS if sent information to the I²C Slave side, when I²C Slave end use instruction DrvI2C_Ctrl (0,0,0,1) setting (SPIA) = (0001), when the implementation of End (SPIA) = (0001) control state, on behalf of I²C slave terminal has received the information and do WORD ADDRESS ACK reply, this time if you use oscilloscope SCL and SDA pin state, it can be seen I²C Slave has done a second signal of ACK reply, I²C Slave enter 0x4C end state.
- 3. I²C Slave enter 0x4C end state, then I²C Slave end use instruction DrvI2C_ReadData accept WORD ADDRESS information, and this time end I²C Master SLAVE ADDRESS + 1 will be sent information to the I²C Slave side, when I²C Slave end use instruction DrvI2C_Ctrl (0, 0,0,1) Setting (SPIA) = (0001), when



- the implementation of End (SPIA) = (0001) control state, on behalf of I2C Slave SLAVE ADDRESS + 1 has received information and made ACK reply, this time if you use oscilloscope SCL and SDA pin state, it can be seen I²C Slave side has done a third of the ACK signal reply, I²C Slave end into the 0x54 state.
- 4. I²C Slave end into the 0x54 state where the I²C Slave end use instruction DrvI2C_WriteData fill DATA BYTE data you want to back to the I²C Master side, when I²C Slave end use instruction DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000) after this time if you use an oscilloscope to observe the state of SCL and SDA pin, you can see I²C Master I²C Slave side end has received DATA BYTE sent signals, and I²C Master has sent NACK signal to the I²C Slave end, I²C Slave end into the 0x58 state.
- 5. I²C Slave end into the 0x58 state, on behalf of I²C Slave I²C Master terminal has received NACK signal sent by the end, when I²C Slave end use instruction DrvI2C_WriteData the highest bit MSB is set to High, and using instructions DrvI2C_Ctrl (0,0,0,0,0) is set (SPIA) = (0000), the implementation of End (SPIA) = (0000) after this time if you use an oscilloscope to observe the state of SCL and SDA pin, you can see I²C Master sends STOP signal end, I²C Slave end enter 0x30 state.
- 6. I²C Slave end into the 0x30 state, on behalf of I²C Slave end has received I²C Master STOP signal sent by the end, this time using the command DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000), let I²C Slave end re-enter the initial state, waiting for the next I²C Master end signal sent signals.



28.5. I²C General Call Mode

HY16F3981 the I²C Slave support I²C General Call Function.

When the General Call Function I²C Slave mode is activated, then I²C Master Mode can be used to do a broadcast control I²C Slave Controller, I²C Slave work in broadcast mode when Slave Address ID is 00h, I²C Slave of General Call Function key differentiator General Call and General Call Reset two kinds.

General Call:

When the unit of General Call is a call, I²C Slave Controller will post more information will be waiting to receive an interrupt signal, rather than a general agreement received Slave ID will be issued immediately interrupt signal, and in response to the position of the handle , will be issued a "NACK" signal and an interrupt signal to the machine after the processor receives I²C Slave Controller when slave mode is on General Call ID automatically issued to all "ACK" signal to the host when 00h and continue to automatically receive the next piece of data . The following figure shows General Call control commands, when SEn and GCRst function can simultaneously cause (Enable) when you can use General Call to make control of the I²C Slave device. I²C Master control process received its first information sent by General Call "00h" to end when the I²C Slave reply ACK NACK control command reply will be issued when the first pen interrupt signal, reads the STA is 4Ah or 4Eh representatives I²C Slave has been working in General Call mode, and the first document data has been stored in the RX Receive data register, I²C Slave RX receiving end can read data register and make a judgment as to what command and the corresponding action.



Figure 29-14 I²C General Call

General Call Reset:

I²C Slave Controller also supports General Call Reset function, when SEn and GCRst function is turned on at the same time, if the I²C Controller General call ID 00h reception and the first document data is "06h" is the General Call Reset condition is satisfied, then the original will be sent to native processor interrupt signal (Interrupt) will be reset signal (Reset) substituted, provided the external host can reset the machine functions wafer via I²C Bus.



Figure 28-15 I²C General Call Reset



28.6.10 Bit Addressing Mode

28.6.1. I2C 10 Bit Addressing Mode instruction

10 bit addressing (10-bit addressing) mode I²C original seven yuan addressing extensions, 10 yuan and 7 yuan addressing mode can coexist on the I²C existing infrastructure. 10 yuan addressing mode is the top two byte transfer in slave address after START, I²C Bus standard for the format of the machine is also made here defined as follows 28-16, the first byte must 11110xx0b, which is the first byte is necessarily a "write" command, which Bit2 ~ 1 from the machine address of Bit9 ~ 8, compared with the second group of bits of the slave address Bit7 ~ 0 start is the third part of the information bytes. So when the first byte of the host transmission, it may also issue a response to several slaves. When the first two bytes are transmitted hosts receive a response, only representatives from the machine is ready to communicate with it by a third byte begin transmitting data.



Figure 28-16 I²C 10 Bit Addressing Mode

Master Transmitter:

Host for the transmission of information of the operation, using the I²C host controller and seven yuan addressing mode there is no difference, only the first two bytes transferred from the machine address and write command, you can start transmitting data, but I²C controller will be used in (Slave) Slave mode needs to be part of the register set. You must first set SID0 to Address MSB, SID1 to Address LSB, as shown in Figure 28-17. And the SID0 VD0 bit is set to High-enable address comparator circuit, in addition to the scratchpad and then ACT within SEn and 10bEn bit is set to High, opened 10 yuan slave mode and addressing mode will cause the I2C controller operating in 10 yuan slave mode.




Figure 28-17 Master Transmitter

Master Receiver:

Under the operation of data read by the host, the host must first to transmit "write" and the slave address can cause a manner corresponding to the slave, then through the Repeat Start switch to "read" instruction, of course, the host sends Repeat Start before data can still be written in part caused by the reading mode and then switch to read the required information. And the slave after the slave address after START accord will be able to write mode is activated later on here than just a byte of the first in line to receive Repeat Start If that is representative of the host is still present slave communication, i.e., Address MSB and Repeat Start after following figure within 28-18 after START must be the same in order



to make the slave enters read mode, if different from the machine will exit the newsletter rather address MSB Repeat Start after other seven yuan will be here from the machine finds compared with responses to another communications start.




Figure 28-18 Master Receiver

Slave ID Mask:

Slave address (Slave ID, SID) provides native operating in slave mode through the SID register is set, the machine can be set Slave ID and through the native processor, will be applied to a wide range of wafer with I²C interface for the transmission of applications. After the mask and the slave address (Slave ID Mask, SIDM) may further increase the application example Slave mode, SID Mask individual bit is set to High, Slave Address Slave ID and I²C Bus on its corresponding bit yuan will all be as "consistent" and therefore SID SID Mask will allow expansion from a single address range to range-type comparison.

28.6.2. 10 Bit Addressing data write in process instruction 10 bit addressing mode data write process:




Figure 28-19 10 bit addressing mode to write data flow

- - 10 Bit Address Slave data is written to the process (which can refer I²C Slave Receiver Mode flow chart).
- 1. to set up the initialization phase SEn and 10bEn-enable 10 Bit Addressing Slave mode and waits for an interrupt signal. (3)
- 2. Read the STA as Slave 44h Bus on behalf of the ID-based machine ID, and the situation is being written.
- 3. Set the A / NA register is High, data transmission is complete after this pen transmits an ACK to Master, on behalf of the unit will be able to continue to receive the next piece of data, clear the interrupt flag IRQFlag trigger procedures to be written, and waiting for the next one interrupt signal. (4)
- 4. Read the STA is 4Ch acknowledgment ACK has been transmitted, if the Slave can still receive data write, then repeat the previous step, if not then proceed to the next step. (Above two steps can be ignored in the case of only a single piece of data is written in)



- 5. Set the A / NA register to Low, data transmission is complete after this pen transmits a NACK to Master, on behalf of the unit will not receive the next piece of data, clear the interrupt flag IRQFlag trigger procedures to be written, and waits for the next interrupt signal. (5)
- 6. Read the STA to confirm NACK has been transmitted 48h, and ready to end the program is written.
- 7. Clear the interrupt flag IRQFlag wait STOP signal issued by the host, and waits for an interrupt signal. (6)
- 8. Read the STA to 30h on behalf of the host has finalized procedures.
- 9. Clear the interrupt flag IRQFlag has entered the next program, you can set up START scratchpad to enter host mode trying to get control of the Bus, or just clear the interrupt flag IRQFlag continue to maintain slave mode.

28.6.3. 10 Bit Addressing data readout Flow Description

10 bit addressing mode data read-out process:




Figure 28-20 10bit addressing mode data read-out process

- 10 Bit Addressing Master data read process (can be flow refer I²C Master Transmitter Referring I²C Master Receiver Mode flow chart)
- 1. Establishment of START scratchpad issue Start Bit, and waiting for an interrupt signal. (1)
- 2. Start reading the STA to 90h on behalf of the successful issue and obtain Bus control.
- 3. The address of the target Slave Address MSB of fill in the TxAD register.
- 4. Clear the interrupt flag IRQFlag trigger bit only transfer program, and waiting for an interrupt signal. (2)
- 5. Read the STA is on 80h no such representatives Bus Slave or Slave unable to respond (may be too busy or have already crashed). Such as reading STA to 84h Slave has been issued on behalf of a response. There may be a number of 10 Bit Addressing Slave mode at the same time to respond to Address MSB.
- 6. Slave address Address MSB goal of fill in the TxAD register.
- 7. Clear the interrupt flag IRQFlag trigger bit only transfer program, and waiting for an interrupt signal. (3)
- 8. Read SATA Bus no such representatives of the 88h Slave Slave or unable to respond (may be too busy or have already crashed). Such as reading STA is 8CH been issued on

HY16F3981 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 64 KB Flash 4X32~6X30 LCD Driver



behalf of Slave response and wait for data to write.

- (If your host has information or commands to be sent to the machine, you can execute the process of sending data after this step)
- 9. Establishment START register, and clears the interrupt flag IRQFlag trigger Repeat Start Bit transfer program, and wait for an interrupt signal to perform for 10 Bit Addressing Slave data read. (4)
- 10. Read B0h STA is issued on behalf Repeat Start to success and achieved Bus control.
- 11. Slave address Address MSB goal of fill in the TxAD register.
- 12. Clear the interrupt flag IRQFlag trigger transfer the program here, and waiting for an interrupt signal. (5)
- 13. STA read as 91h on the Bus no such representatives Slave Slave or unable to respond (may be too busy or have already crashed). Such as reading STA to 94h has been issued on behalf of Slave response and wait for data read.
- 14. Set A / NA register transfer ACK High thereto pen after the completion of data transmission to the information on behalf of the follow-up remains to be transferred Slave. Clear the interrupt flag IRQFlag trigger data reading program, and waits for the next interrupt signal. (6)
- 15. Slave reads return within RxAD of the information and read STA is 9Ch acknowledgment ACK has been transmitted, if the data is read again by the Slave still need to read the data Repeat the previous step, if not the next a step. (Only in the case of the above two steps to read a single piece of data can be ignored)
- 16. Setting A / NA register to Low thereto pen data transmission completion of the transfer to the representative NACK transmission process coming to an end, clearing the interrupt flag IRQFlag trigger data reading program, and waits for the next interrupt signal Slave. (7) 17. backhaul read the information from the Slave within RxAD; read the STA as the representative NACK 98h to spread.
- 18. The establishment of STOP scratchpad, and clears the interrupt flag IRQFlag trigger STOP Bit transfer program has ended this data transmission.

28.6.4. 10 Bit Addressing data read out process instruction

- 10 Bit Addressing Slave data is read process (please refer I²C Slave Receiver Process Referring I²C Slave Transmitter Mode Process)
- 1. To set up the initialization phase SEn and 10bEn-enable 10 Bit Addressing Slave mode and waits for an interrupt signal. (3)
- 2. Read the STA as Slave 44h Bus on behalf of the ID-based machine ID, and the situation is being written.
- 3. Set the A / NA register as High, after the completion of this document data transmission to transmit Ack Master, on behalf of the unit will be able to continue to receive the next



piece of data, clear the interrupt flag IRQFlag trigger procedures to be written, and waiting for the next interrupt signal.

- 4. Read the STA if it is still in the 4Ch behalf of Master of Slave write data or command of the trip. At this time the interrupt signal is 10 yuan addressing mode data write process No. (4) interrupted and asked to change the process to continue.
- 5. If the Master has been issued Repeat Start Bit, at this time of the interrupt-based resolution of the case (4) interrupts, read STA is 70h, because the continuous re-transmission of the new Master Slave ID, STA exists only for the 70h Bit7 of Before SCL negative edge, negative edge after the read of the STA may be 50h or 54h, clears the interrupt flag IRQFlag end of the previous writers, and waits for the next interrupt signal. (5) 6. Read the STA to 54h on behalf of Slave Bus ID of this machine ID, and the situation is being read. Please note that if the unit one step too late to deal interrupt signal, will likely be the interruption of the step coverage.
- 7. To read the data stored within TxAD, clears the interrupt flag IRQFlag trigger is read by the program, and waits for an interrupt signal. (6) (7)
- 8. Read STA 58h if reading program on behalf of the host coming to an end, if it is 5Ch said host data can be read, Slave prepare the relevant information and repeat the previous step.
- 9. Clear the interrupt flag IRQFlag wait Stop Bit signal issued by the host, and waits for an interrupt signal. (8)
- 10. Read the STA to 30h on behalf of the host to read the program has ended.
- 11. Clear the interrupt flag IRQFlag has entered the next program, you can set up START scratchpad has entered the host mode, trying to get control of the Bus, or just clear the interrupt flag IRQFlag continue to maintain slave mode.

28.7. 3 Byte Data Mode

28.7.1. I2C 3 Byte Date Mode instruction

The three-tuple data transfer mode (3 Byte Data Mode) provides continuous data transfer of three bytes, the unit processor can be three bytes of data simultaneously fill TX0, TX1 and TX2 three registers inside, and start the three-tuple transfer mode, I²C Controller will automatically be transferred after three bytes of data will be issued interrupt notification native processor to the next control. This feature is designed to reduce the frequency of I²C Controller interrupt, and reduce the number of service interruptions native processor need to call to improve the overall operational efficiency of the wafer.

After 3Byte Data Mode has been started, the native processor has filled in data transfer register, at the same time issued data transfer instruction will 3BEn bit set up so that I²C Controller started three bytes of data transmission. Using this mode requires special attention, only the machine at the slave mode and can be opened 3BEn bit when you need



to transfer data, when the end of the data transfer stroke must be closed 3BEn bit, I²C Controller avoid abnormal movement, in addition to note is 3Byte Data Mode can be used only once every stroke transmission, which means that every time when Start Bit of the machine when the machine from data transmission mode, only use three-tuple mode automatically sent three items of information, after The data transmission can only be a single general data transfer mode.

28.7.2. I2C 3 Byte Date continuous reading Flow Description

I²C 3 Byte Date continuous reading Flow Description




Figure 28-21 3 Byte Data continuous read mode

28.7.3. 3 Byte Master data read process (see I2C Master Receiver flowchart)

1. Master in this mode is the general reading processes, the associated interrupt signal (1-5) No. interrupt.

I²C 3 Byte Data is read Flow Description

- 3 Byte Slave Process data is read (see I²C Slave Transmitter flow diagram)
- To set up the initialization phase SEn-enable Slave mode and waits for an interrupt signal.
 (2)
- 2. Read the STA as Slave 54h Bus on behalf of the ID-based machine ID, and the situation is being read.
- 3. For the information will be read the stored TX0, TX1, within TX2, establish 3BEn and clears the interrupt flag IRQFlag trigger is read by the program, and waiting for an interrupt signal. (5)
- 4. Read the STA is coming to an end 58h to read the program on behalf of the host.
- 5. Clear 3BEn interrupt flag IRQFlag wait Stop Big signal issued by the host, and waits for an interrupt signal. (4)
- 6. Read the STA to 30h on behalf of the host to read the program has ended.
- 7. Clear the interrupt flag IRQFlag to go to the next program, you can set up START scratchpad has entered the host mode trying to get control of the Bus, or just clear the interrupt flag IRQFlag continue to maintain slave mode.



29. HARDWARE REAL TIME CLOCK (HW RTC)

29.1. Overall description

The real time clock controller provides the real time clock and calendar.

The clock source of the RTC is from the external 32.768 KHz crystal connected to the I/O port or the internal 35 kHz LPO oscillator.

The RTC controller shows the time information about hour/minute/second by binary coded decimal (BDC) and the calendar information about year/month/day.

The controller has a programmable alert interrupt program and a periodically programmable wake-up interrupt program, such that the system can be automatically wakened to deal with the low power mode. The controller further has a 6-bit digital timing crystal oscillator offset compensation mechanism.

Function: The time information (hour/minute/second) and the date information (year/month/day) are stored in the register.

Alert register (year/month/day/hour/minute/second)

All time and date information are shown by the BCD format.

Leap automatic compensation (years: 2012~2099)

Week counter

6-bit digital timing crystal oscillator offset compensation

Support periodically wake up the CPU from the idle mode.

Support 8 periodical wake-up period options: 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2, and 1 Support two time modes, 12/24 systems.




FIG. 29-1 RTC structure diagram



Access the RTC register:

The frequency of the RTC clock is different from that of the system clock; thus the register will be updated after two RTC clock pulses if the user has written new data in the register. The RTC data should be updated frequently.

A protection button for writing data in the register is provided.

When writing data in the RTC register, the RTKEY button should be set as <0110>, and other values of the RTKEY button will not allow any data to be written in the RTC register. Please note that the RTC will not check the data format written in the register; thus, the user should be extremely careful with the write-in operation.

Enable the RTC:

It is necessary to write <0110> in the KEY0x41A00 [23:20] before writing data into the RTC register.

If the user wants to enable the RTC, the user should check whether the LSXT or LSRC can be used first. Then, set the RTCEN 0x41A00 [0] as <1>.

Frequency compensation:

The RTC allows the digital compensation for the clock input. The central frequency of the RTC is 32768Hz.

Any imperfect operations may result in the frequency offset. The digital compensation can be used to reduce the frequency offset.

The compensation method is to execute +/-2ppm at each step; the permissible maximal frequency change is +126ppm, and the permissible minimal frequency change is -126ppm. The maximal input frequency is 32772Hz, and the minimal input frequency is 32763Hz.

The maximal reference frequency that the user can input is 16MHz to measure the RTC clock during the manufacturing period.

The measurement value is calculated to obtain the compensation value. Then, the compensation value will be stored in the flash memory.

Once the system starts up, the compensation value will be loaded into the CM 0x41A04 [22:16].

Time information:

The time information is stored in the 0x41A08 and 0x41A0C registers, which use BCD format.

The user can set the time as the 24 hour system or 12 hour (AM/PM) system.

The time default value is 00:00:00 (hour/minute/second), and it is 24 hour system.



Calendar information:

The calendar information is stored in the 0x41A10 and 0x41A14 registers, which use BCD format. The algorithm for leap year is performed by the hardware.

The effective year period is between 2012~2099. If the LPYF0x41A00 [19] is <1>, it is the leap year.

The year is expressed by two digits, which stands for 20xx year. The default date after the system is reset is 12/1/1 Sunday (January 2, 2012).

The maximal year is 99; and the year will become 00/1/1 after 99/12/31; but the leap year compensation will fail if the above condition takes place.

Week counter:

The RTC controller provides the information about one week. The WDA0x41A14 [2:0] value is defined from 0 to 6, which stands for Sunday to Saturday respectively.

TAF Clock Alert interrupts:

If the 0x41A08/0x41A0C/0x41A10/0x41A14registers, conform to the registers, 0x41A18/0x41A1C and the TAEN 0x41A00 [03] is 1, the TAF0x41A00 [16] interrupt flag will be set as <1> to MCU.

PTF Periodic timer interrupts:

The periodic timer has 8 periodic options for interrupt: 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second.

Set the PTF 0x41A00 [18] as <1> to enable the periodic timer interrupt. These periodic options are controlled by the PT0x41A04 [2:0].

WUF System wake-up interrupt:

When the MCU enters the idle mode, it can be wakened by the system wake-up interrupt program.

There are two sources able to wake up the MCU: the periodic timer interrupt and alert interrupt. Set the WUF 0x41A00 [17] as <1> to enable the interrupt program.

29.2. Register address

RTC Register Address	31 24	23 16	15 8	7 0
RTC Base Address + 0x00 (0x41A00)	RTKEY	RTCC1	RTCC0M	RTCC0
RTC Base Address + 0x04 (0x41A04)	RTCOM	RTCO	RTCPTM	RTPT
RTC Base Address + 0x08 (0x41A08)	-	-	RTHRM	RTHR
RTC Base Address + 0x0C (0x41A0C)	RTMIM	RTMI	RTSEM	RTSE
RTC Base Address + 0x10 (0x41A10)	RTYEM	RTYE	RTMOM	RTMO
RTC Base Address + 0x14 (0x41A14)	RTDAM	RTDA	RTWDM	RTWDA



RTC Base Address + 0x18 (0x41A18)	-	RCHR	RCMI	RCSE
RTC Base Address + 0x1C (0x41A1C)	-	RCYE	RCMO	RCDA

⁻Reserved

29.3. Register function

29.3.1. Hardware RTC register RTCCR0

	RTC Base Address + 0x00 (0x41A00)									
Symbol		RTCCR0 (RTC Control Register 0)								
Bit	[31:28]	28] [27:24] [23:20] [19] [18] [17] [16]				[16]				
Name	-	MASK		KEY			.PYF	PTF	WUF	TAF
RW	-	R0W-0		RW-0			R-0	RW0-0	R-0	RW0-0
Bit	[15:14]	[13:8]	[7:6]	[7:6] [5] [4]			[3]	[2]	[1]	[0]
Name	-	MASK	- PTEN WUE			N	TAEN	I HRF	-	RTCEN
RW	-	R0W-0	- RW-0							

Bit	Name	Descrip	Description					
		The secret key of the RTC register;						
		it can be locked to protect the register						
		to preve	to prevent data from being written in the register.					
			The write-in secret key; it can lift the protection of the					
Bit[23-20]	KEY		register,					
			and data can be written in the register only after it is					
		0110	unlocked.					
			Lock the register to protect it;					
		Others	no data can be written in the register.					
	LPYF	Leap ye	ar flag					
Bit[19]		0	The current year is not a leap year.					
		1	The current year is a leap year.					
	PTF	Timer w	ake-up interrupt flag					
Bit[18]		0	Normal					
		1	Timer wake-up is triggered.					
		Wake-u	p interrupt flag					
Bit[17]	WUF	0	Normal					
		1	The wake-up interrupt is triggered.					
		Alarm c	lock status flag					
Bit[16]	TAF	0	Normal					
		1	The alarm interrupt is triggered.					
Bit[05]	PTEn	RTC tim	RTC timer timing function enable control					



		0	Disable		
		1	Enable		
		RTC w	ake-up function enable control		
Bit[04]	WUEn	0	Disable		
			Enable		
		RTC al	arm clock function enable control		
Bit[03]	Bit[03] TAEn	0	0 Disable		
		1	Enable		
	RTC		our format configuration (24/12)		
Bit[02]	Bit[02] HRF		0 24 hour system		
1		1	12 hour system (PM/AM)		
	Bit[00] RTCEn (RTC function enable control		
Bit[00]			Disable the function of the RTC.		
		1	Enable the function of the RTC		

Precautions:

- (1) RTC Clock Source Selection "CKS" has a foolproof protection under LSXT but if CKS select Enable LSXT not the case, the circuit will automatically switch to LSRC as clock source.
- (2) When the RTC is set to work in 24-hour time, RTC hours (Hour) units ranges from 0 to 23 counts cycle count, when the RTC is set to work in 12-hour time, RTC hours (Hour) unit count range loop count is 0 to 11
- (3) When the HRF control bit is set to <1> of time, that is working in 12-hour, then if you want to do a write operation to the RTC time, in hours (Hour) units, if more than the number 12 will cause RTC invalid write operation.
- (4) RTC register data is written should be noted that, if set to <0> control bits in the HRF time, that is working in 24-hour format, writing in time if it is greater than 12 hours, information can be normal write into the RTC register. And then if then HRF control bit is set to <1> when the RTC registers will result in the hours count-up unit constantly up, this time, even set to work in 12-hour, hour units do not count will be the loop count from 0 to 11, there will be an exception condition occurs.



29.3.2. register RTCCR1

	RTC Base Address + 0x04 (0x41A04)						
Symbol	RT	CCR1 (R	TC Control R	egister 1)			
Bit	[31:24]		[23]		[22:16]		
Name	MASK Rsv CM						
RW	R0W-0	R0W-0 R-0 RW-0					
Bit	[15:08]	[07]	[06:05]	[04]	[03]	[02:00]	
Name	MASK	CHK 12HM - Rsv			Rsv	PT	
RW	R0W-0	R-0	RW-0	R-0	R-0	RW-0	

Bit	Name	Description	Description				
		RTC clock	frequency compensation value	configuration			
			0111111 +126 PPM crystal oscillator frequency compensation(maximum)				
		0111110	0111110 +124 PPM crystal oscillator frequency compensation				
			Incremental step: +2 PPM crystal oscillator frequency compensation				
			+2 PPM crystal oscillator frequency				
Bit[22~16]	CM		0 PPM crystal oscillator freque				
			0 PPM crystal oscillator freque				
		1000001	 -2 PPM crystal oscillator frequence 				
				stal oscillator frequency compensation			
			-124 PPM crystal oscillator fred				
		quency compensation (minimum)					
D::ro=1	0.11.6		Check Format				
Bit[07]	Bit[07] CHK		Normal				
		1 Fail The Hour Format					
				DM			
		12HM	AM	PM			
Bit[6~5]	12HM	0	00, 01 ~ 11 12, 01 ~ 11	00, 01 ~ 11 00. 01 ~ 11			
		2	00, 01 ~ 11	12, 01 ~ 11			
		3	12, 01 ~ 11	12, 01 ~ 11			
			ig wake-up time configuration	12, 01 ~ 11			
		000	1/128 s				
		000	1/64 s				
		010	1/32 s				
Bit[2~0]	PT	011	1/16 s				
Dit[Z O]		100	1/8 s				
		101	1/4 s				
		110	1/2 s				
		111	1 s				
		111	1 s				

29.3.3. register RTCHRC

	RTC Base Address + 0x08 (0x41A08)							
Symbol	RTCHRC (RTC	Hour Contro	l Register Fo	r calendar)				
Bit		[31:15	5]					
Name	ne RSV							
RW		R-0						
Bit	[14:08]	[7]	[6]	[5:4]	[3:0]			
Name	ne MASK - PM 10HR 1HR							
RW	R0W-0							



Bit	Name	Description		
Bit[6] PM		Real time clo	ck hour format am/pm	
		0		
		1	PM	
		The tens place	ce of the hour (BCD code format)	
		00	0	
Bit[5~4]	10HR	01	1	
		10	2 HRF=0, it is invalid.	
		11	Invalid	
		The one's pla	ace of the hour (BCD code format)	
		0000	0	
		0001	1	
		0010	2	
		0011	3	
Bit[3~0]	1HR	0100	4	
Dit[3~0]	11111	0101	5	
		0110	6	
		0111	7	
		1000	8	
		1001	9	
		Other values	Invalid	



29.3.4. register RTCCR3

	RTC Base Address + 0x0C (0x41A0C)						
Symbol	RTCSMC (R	TC seconds and min	Control Register Fo	r calendar)			
Bit	[31:24]	[23]	[22:20]	[19:16]			
Name	MASK	-	10MIN	1MIN			
RW	R0W-0	-	RW-0	RW-0			
Bit	[15:08] [07] [06:04] [03:00]						
Name	MASK - 10SEC 1SEC						
RW	R0W-0	-	RW-0	RW-0			

Bit	Name	Description	
		The tens place	ce of the minute (BCD code format)
		000	0
		001	1
		010	2
Bit[22~20]	10MIN	011	3
		100	4
		101	5
		110	6
		111	Invalid
		The one's pla	ace of the minute (BCD code format)
		0000	0
		0001	1
		0010	2
		0011	3
Bit[19~16]	1MIN	0100	4
ונון ויש~ ויטן	TIVIIIN	0101	5
		0110	6
		0111	7
		1000	8
		1001	9
		Other values	Invalid
		The tens place	ce of the second (BCD code format)
		000	0
D:+[6 4]	10SEC	001	1
Bit[6~4]	10SEC	010	2
		011	3
		100	4



		101	5
		110	6
		111	Invalid
		The one's pla	ace of the second (BCD code format)
		0000	0
		0001	1
		0010	2
		0011	3
D:+[3 0]	1SEC	0100	4
Bit[3~0]		0101	5
		0110	6
		0111	7
		1000	8
		1001	9
		Other values	Invalid

29.3.5. register RTCCR4

RTC Base Address + 0x10 (0x41A10)								
Symbol	RTCYMC (RTC Year and Month Control Register For Calendar)							
Bit	[31:24]	[31:24] [23:20] [19:16]						
Name	MASK	10YEAR 1YEAR						
RW	R0W-0	RV	V-1	RW-2				
Bit	[15:08]	[07:05]	[04]	[03:00]				
Name	MASK	-	10MO	1MO				
RW	R0W-0	-	RW-0	RW-1				

Bit	Name	Description		
		The tens place	ce of the year (BCD code format)	
		0000	0	
		0001	1	
		0010	2	
		0011	3	
Bit[23~20]	10YEAR	0100	4	
		0101	5	
		0110	6	
		0111	7	
		1000	8	
		1001	9	



		Other values	Invalid
		The one's pla	ace of the year (BCD code format)
		0000	0
		0001	1
		0010	2
		0011	3
Bit[19~16]	1VE \ D	0100	4
ыц тэ~ го <u>ј</u>	HEAR	0101	5
		0110	6
		0111	7
		1000	8
		1001	9
		Other values	Invalid
		The tens place	ce of the month (BCD code format)
Bit[4]	10MO	0	0
		1	1
		The one's pla	ace of the month(BCD code format)
		0000	0
		0001	1
		0010	2
		0011	3
Bit[3~0]	1MO	0100	4
Dit[O'-0]	TIVIO	0101	5
		0110	6
		0111	7
		1000	8
		1001	9
		Other values	Invalid



29.3.6. register RTCCR5

	RTC Base Address + 0x14 (0x41A14)							
Symbol	RTCDWC (RTC Date and week Control Register For calendar)							
Bit	[31:24]	[23:22] [21:20] [19:16]						
Name	MASK	-	10DAT	1DAT				
RW	R0W-0	- RW-0 RW-1						
Bit	it [15:08] [07:03] [02:00]							
Name	MASK		-	WDA				
RW	R0W-0		-	RW-0				

Bit	Name	Description				
		The tens place of the date (BCD code format)				
		00	0			
Bit[21~20]	10DAT	01	1			
		10	2			
		11	3			
		The one's pla	ace of the month (BCD code format)			
		0000	0			
		0001	1			
		0010	2			
		0011	3			
Di+[10, 16]	1DAT	0100	4			
Dit[19~10]		0101	5			
		0110	6			
		0111	7			
		1000	8			
		1001	9			
		Other values	Invalid			
		The value of	the Week (BCD code format)			
		000	Sunday			
		001	Monday			
		010	Tuesday			
Bit[2~0]	WDA	011	Wednesday			
		100	Thursday			
		101	Friday			
		110	Saturday			
		111	Invalid			



29.3.7. register RTCCR6

	RTC Base Address + 0x18(0x41A18)								
Symbol	R ⁻	RTCHRA (RTC Hour and min and seconds Control Register for alarm)							
Bit		[31:24]		[23]	[22]	[21:20]	[19:16]		
Name		RSV		-	CPM	10CHR 1CHR			
RW		R-0		-		RW-0			
Bit	[15]	[14:12]	[11:8]	[7]	[6:4]	[3:	0]		
Name	-	10CMI	1CMI	-	10CSE	10CSE 1CSE			
RW	-	RW	/- 0	-		RW-0			

Bit	Name	Description					
		The format of the alarm clock is am/pm.					
Bit[22]	CPM	0	AM or 24 hour system				
		1	PM (when HRF=1, the bit should be set as 1.)				
		The tens	place of the hour under the alarm clock mode (BCD code				
		format)					
Di+[24 20]	10CHR	00	0				
Bit[21~20]	TUCHK	01	1				
		10	When 2 (HRF=1) / HRF=0, it is invalid.				
		11	invalid				
		The one	's place of the hour under the alarm clock mode (BCD code				
		format)					
		0000	0				
		0001	1				
		0010	2				
		0011	3				
Di+[10 16]	10UD	0100	4				
Bit[19~16]	1CHR	0101	5				
		0110	6				
		0111	7				
		1000	8				
		1001	9				
		Other	Invalid				
		values					
		The tens	place of the minute under the alarm clock mode (BCD code				
Bit[14~12]	10CMI	format)					
טונן 14~ 12]	TOCIVII	000	0				
		001	1				



		010	2			
		011	3			
		100	4			
		101	5			
		110	6 Involved			
		111	Invalid			
			s place of the minute under the alarm clock mode (BCD code			
		format)				
		0000	0			
		0001	1			
		0010	2			
		0011	3			
Bit[11~8]	1CMI	0100	4			
_ =[o]		0101	5			
		0110	6			
		0111	7			
		1000	8			
		1001	9			
		Other	Invalid			
		values				
		The tens	place of the second under the alarm clock mode (BCD code			
		format)				
		000	0			
	40005	001	1			
D:410 41		010	0			
Bit[6~4]	4000E	010	2			
	10CSE	010	3			
	10CSE					
	10CSE	011	3			
	10CSE	011 100	3 4			
	10CSE	011 100 101	3 4 5			
	10CSE	011 100 101 110 111	3 4 5 6 Invalid			
	10CSE	011 100 101 110 111 The one	3 4 5 6 Invalid s place of the second under the alarm clock mode (BCD			
	10CSE	011 100 101 110 111	3 4 5 6 Invalid s place of the second under the alarm clock mode (BCD			
Bit[3~01		011 100 101 110 111 The one'code form	3 4 5 6 Invalid s place of the second under the alarm clock mode (BCD mat)			
Bit[3~0]	10CSE	011 100 101 110 111 The one' code form 0000 0001	3 4 5 6 Invalid s place of the second under the alarm clock mode (BCD mat) 0 1			
Bit[3~0]		011 100 101 110 111 The one'code form	3 4 5 6 Invalid s place of the second under the alarm clock mode (BCD mat) 0			



0101	5
0110	6
0111	7
1000	8
1001	9
Other	Invalid
values	

29.3.8. register RTCCR7

	RTC Base Address + 0x1C(0x41A1C)								
Symbol		RTCYMDA (RTC Year /month/date Control Register For alarm)							
Bit		[31:24]		[23	:20]	[19:16]			
Name		RSV		100	CYE	1CYE			
RW		R-0			V-1	RW-2			
Bit	[15:13]	[12]	[11:8]	[07:06]	[05:04]	[03:00]			
Name	-	10CMO	1CMO	-	10CDAT	1CDAT			
RW	-	RW-0	RW-1	-	RW-0	RW-1			

Bit	Name	Descrip	otion				
		The ter	ns place of the year under the alarm clock mode (BCD code				
		format)					
		0000	0				
		0001	1				
		0010	2				
		0011	3				
D:+[33 30]	10CYE	0100	4				
Bit[23~20]	TOCTE	0101	5				
		0110	6				
		0111	7				
		1000	8				
		1001	9				
		Other	Invalid				
		values					
		The on	e's place of the year under the alarm clock mode (BCD				
		code format)					
Bit[19~16]	1CYE	0000	0				
		0001	1				
		0010	2				



		0011	3
		0100	4
		0101	5
		0110	6
		0111	7
		1000	8
		1001	9
		Other	Invalid
		values	
		The ter	ns place of the month under the alarm clock mode (BCD
Bit[12]	10CMO	code fo	ormat)
- Եւկ (Հ)	TUCIVIO	0	0
		1	1

Bit	Name	Description					
		The one	e's place of the month under the alarm clock mode (BCD rmat)				
		0000	0				
		0001	1				
		0010	2				
		0011	3				
Bit[11~8]	1CMO	0100	4				
		0101	5				
		0110	6				
		0111	7				
		1000	8				
		1001	9				
		Others	Invalid				
		The ten	s place of the date under the alarm clock mode (BCD code				
		format)					
Bit[5~4]	10CDAT	00	0				
Dit[O i]	1002711	01	1				
		10	2				
		11	3				
		The one's place of the date under the alarm clock mode (BCD					
Bit[3~0]	1CDAT	code fo					
		0000	0				

HY16F3981 User's Guide 21-bit ENOB $\Sigma\Delta$ ADC,32-bit MCU & 64 KB Flash 4X32~6X30 LCD Driver



0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7
1000	8
1001	9
Other	Invalid
values	



30. POWER-SAVING MODE INTRODUCTION

30.1. Overall description

The paragraph will describe different power modes and their corresponding function modules.

Under the active mode, all peripheral circuits can be enabled, and the clock of the MCU is HS_CK or LS_CK clock; under the mode, the system can freely switch to other modes and have shortest response time.

Under the low-power mode, all analog circuits can be enabled and the clock of the MCU is LS_CK clock; under the mode, the MCU works under the lowest frequency and the system can switch to other modes by executing instructions.

There are three power-saving modes, Including Sleep Mode, Idle Mode, Wait mode, allows the MCU to stop executing instructions.

These modes can be disabled by the interrupt. Once the interrupt is triggered, The MCU will leave the power saving mode. Before entering power-saving mode, the corresponding interrupt vectors must be enabled to wake up the chip. Otherwise, the chip can't achieve power saving effect. For example, in the sleep mode, the timer interrupt is invalid, and the chip only can be wakened up by the communication interrupt or IO port external interrupt or reset. In details, refer to the table below, the table lists the wake-up interrupt vector for each power-saving mode. It should be noted in different power-saving mode, only the number of functional modules can be enabled, and only some of the interrupt functions can wake up the MCU from power-saving mode.

30.2. Interrupt point configuration

When the CPU is under different operating modes, the interrupt-triggered items supported by the CPU are also different; the following table shows the interrupt and wake-up levels supported by each function. Similarly, different modes have different current consumption; the current consumption from high to low is: active mode > wait mode > idle mode > sleep mode.

Note: If you want to enter the power saving settings, should be performed before entering the power saving mode, the CPU operating frequency of the low frequency after the first change to LPO, then turn off the high frequency HAO. It has turned the analogy power output is also required to make the corresponding closing action, after such power saving mode can be achieved with specification (Datasheet) as current consumption. Wake-up time: Sleep Mode (sleep mode)> Idle Mode (standby mode)> Wait Mode (standby mode) Sleep Mode and Idle Mode, although many are still saving ratio Wait Mode, but through interrupt wake-up time is relatively long.



Wake-up Interrupt level: Such as I2C TX pin interrupt function can only support Idle Mode, Wait Mode and Active Mode, This means that when the chip enters Sleep mode, the chip cannot be woken up by the I2C TX pin so that the chip can enter the break point. For example, after the chip enters the sleep mode, only following actions and interrupts can make the chip leave the sleep mode: Power On Reset, Reset PIN, I2C RX IRQ, UART1/2 RX IRQ, SPI RX IRQ, PT2 IRQ and PT3 IRQ, etc.

Interrupt/Reset	Sleep	Mode	Idle N	/lode	Wait N	Mode	Active	Mode	Note
Mode	Enter	leave	Enter	leave	Enter	leave	Enter	leave	INOLE
Power On Reset		V		V		V	V	V	Chip Reset
Reset PIN		V		V		V	V	V	Chip Reset
WDT Reset				V		V	V	V	WDT Reset Type
I2C TX IRQ			V	V	V	V	V	V	I2CIE
I2C RX IRQ	V	V	V	V	V	V	V	V	I2CIE
I2C Error IRQ						V	V	V	I2CEIE
UART1/2 TX IRQ			V	V	V	V	V	V	UTXIE
UART1/2 RX IRQ	V	V	V	V	V	V	V	V	URXIE
SPI TX IRQ			V	V	V	V	V	V	STXIE
SPI RX IRQ	V	V	V	V	V	V	V	V	SRXIE
RTC IRQ			V	V	V	V	V	V	RTCIE
WDog IRQ			V	V	V	V	V	V	WDTIE
TMA IRQ			V	V	V	V	V	V	TMAIE
TMB IRQ			V	V	V	V	V	V	TMBIE
TMC IRQ			V	V	V	V	V	V	TMCIE
ADC IRQ			V	V	V	V	V	V	ADCIE
OPAMP IRQ					V	V	V	V	OPOIE
PT3 IRQ	V	V	V	V	V	V	V	V	PT3IE
PT2 IRQ	V	V	V	V	V	V	V	V	PT2IE
Debug Exception						V	V	V	EDM

HY16F3981 enter Sleep/Idle/Wait Mode description:

Mode	Setting	Description			
Wait Mode	sys_04=0xFF10;	//Wait Set			
vvait ivioue	asm("syscall 13");	//Wait Mode			
Idle Mode	sys_04=0xFF10;	//Idle Set			
idle Mode	asm("syscall 11");	//Idle Mode			
Sloop Mode	sys_04=0xFF00;	//Sleep Set			
Sleep Mode	asm("syscall 12");	//Sleep Mode			

SYS_04 represents register address 0x40104, refer to Chapter IV

Use CPU instruction asm ("syscall 10") to entere Wait Mode
Use CPU instruction asm ("syscall 11") to enter the Idle Mode
Before entering Wait Mode or Idle Mode, you should set 0x40104 [4] = <1> first

Use CPU instruction asm ("syscall 12") to enter Sleep Mode

HY16F3981 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 64 KB Flash 4X32~6X30 LCD Driver



Before entering Sleep Mode, you should first set 0x40104 [4] = <0>

The state of 0x40400 [0] will affect the Sleep Mode power consumption. The details are as follows:

- 0x40400 [0] = 0b -> When the sleep mode wake-up, this bit should be set to 0, the LDO into the normal mode.
- 0x40400 [0] = 1b -> Before entering the sleep mode, set this bit to 1 to make the LDO enters a low-power mode.

At sleep mode power consumption \rightarrow 0x40400 [0] = 0b ----- 3.5uA At sleep mode power consumption \rightarrow 0x40400 [0] = 1b ----- 2.5uA

Power Saving Mode

In the operating mode, open the Flash hardware power saving settings, especially for the LPO as the MCU CLK, a significant power saving effect. Use See HY16F3981 C library manual sections.



31. LCD DRIVER

31.1. Overall description

The LCD driver circuit is for the TN-LCD and STN-LCD, and it has the following features:

Built-in voltage regulating circuit (Regulated charge pump)

4-stage adjustable driving voltage levels

Support four kinds of LCD waveform operation

1/3 Duty, 1/3 bias. (3-mux,1/3bias)

1/4 Duty, 1/3 bias. (4-mux,1/3bias)

1/5 Duty, 1/3 bias. (5-mux, 1/3 bias)

1/6 Duty, 1/3 bias. (6-mux, 1/3bias)

Selectable input clock sources and programmable output frequency With blinking capability





FIG. 31-1 LCD structure diagram



LCD initializes setting:

(1)Operating frequency and output frequency setting: LCD operating frequency can be selected by the control bit LCKS 0x40310 [0] of LS_CK or HS_CK. The LCD control bit LCDE 0x40310 [3: 1] and the control bit LCDO 0x40310 [6: 4] Source 1 and 2-stage divider settings, to provide the appropriate operating frequency to the LCD output amplitude frequency.



- (2)Charge Pump voltage supply and the LCD operating voltage's voltage source setting is VLCD, which produced two methods: To provide VLCD voltage externally, the VLCD 0x41B00 [2: 0] of the scratchpad must be set to <001> VLCD R-Type, then the external VLCD pin is used to determine the LCD operating voltage. When pushing the bigger size loader or larger LCD monitor, the LCD output buffer could set as BEn 0x41B00 [3] <1>, enable buffer function to increase the LCD drive capability. Set the Charge Pump circuit controller VLCD 0x41B00 [2: 0] in the range 011b ~ 101b, can produce the different VLCD voltage source to supply LCD. VLCD 0x41B00 [2: 0] can be set to 4 different operating voltages and must be enabled when the Charge Pump circuit is enabled.
- (3)register control bits Duty 0x41B00 [5: 4] can set LCD operating waveform, frequency and amplitude of the waveform operation must be set correctly according to the external LCD monitor specifications, otherwise the LCD display will appear blur or byte display abnormal phenomenon.
- (4) Set the LCD multiple function IO port PT6 ~ PT10 and COM5 / COM4 operating modes, which means set register 0x41B04 ~ 0x41B08.
- (5) Write data to the LCD data register LCD0 ~ LCD17, make LCD information display.

31.2. Register address

LCD Register Address	31	24	23	16	15	8	7	0
LCD Base Address + 0X00 (0X41B00)	Ma	sk0	RE	:G0	Ма	sk1	RE	G1
LCD Base Address + 0X04 (0X41B04)		LEn	PT8	LEn	PT7	LEn	PT6	SLEn
LCD Base Address + 0X08 (0X41B08)		-		-		-	RE	G2

-Reserved



31.3. Register function

31.3.1. Register LCDCR0

	LCD Base Address + 0x00 (0x41B00)							
Symbol		LCDCR0 (LCD Control Register 0)						
Bit	[31:24]	[31:24] [23:21] [20] [19:18] [17:16]						
Name	MASK	Rsv	IDF	-	DSP			
RW	R0W-0	R-0	R-1	-	RW-0			
Bit	[15:08]	[07:06]	[05:04]	[03]	[02:00]			
Name	MASK	VLCD						
RW	R0W-0	RW-0	RW	RW-0				

Bit	Name	Descr	iption
		LCD I	dle control flag
Bit[20]	IDF	0	Active
		1	Idle
		LCD c	lisplay mode
		00	Normal mode
Bit[17~16]	DSP	01	The LCD is turned on no matter what the input is.
		10	The LCD is turned off no matter what the input is.
		11	Normal mode
		LCDC	OM Port Selection
		00	PT 13.0 ~ 13.5 is COM Port
Bit[7~6]	COMS	01	PT 6.0 ~ 6.5 is COM Port
		10	PT 9.5 ~ 9.0 is COM Port
		11	PT 8.7 ~ 8.2 is COM Port
		LCD c	perating period selection
		00	1/3 Duty
Bit[5~4]	Duty	01	1/4 Duty
		10	1/5 Duty
		11	1/6 Duty
		VLCD	buffer control
Bit[3]	BEn	0	Disable
Dit[3]	DLII		Enable(it should be enabled and the functions of the LCD
		1	can be used normally.)
		VLCD	mode
Bit[2~0]	VLCD	000	Disable(Charge Pump is disabled, VLCD R is disabled, VLCD
الرح-10	V LOD		buffer is disabled)
		001	R-Type(Charge Pump is disabled, VLCD R is enabled)



		010	3.3V(Charge Pump is enabled, VLCD R is disabled)
		011	3.0V (Charge Pump is enabled, VLCD R is disabled)
		100	2.7V (Charge Pump is enabled, VLCD R is disabled)
		101	2.4V (Charge Pump is enabled, VLCD R is disabled)
		11()	Disable (Charge Pump is disabled, VLCD R is disabled, VLCD buffer is disabled)
		111	Disable (Charge Pump is disabled, VLCD R is disabled, VLCD buffer is disabled)



31.3.2. LCD register LCDCR1

LCD Base Address + 0x04 (0x41B04)								
Symbol		LCDCR1 (LCD Control Register 1)						
Bit	[31:30]	[31:30] [29:24] [23:16]						
Name	Rsv	PT9LEn PT8LEn						
RW	R-0	RW-0						
Bit	[15:08]	[07:00]						
Name	PT7LEn	PT7LEn PT6LEn						
RW		RW-0						

Bit	Name	Description				
		PT9.x m	PT9.x mode selection			
Bit[29~24]	PT9LEn	0	GPIO mode			
		1	LCD mode			
		PT8.x m	node selection			
Bit[23~16]	PT8LEn	0	GPIO mode			
		1	LCD mode			
		PT7.x m	node selection			
Bit[15~8]	PT7LEn	0	GPIO mode			
		1	LCD mode			
	PT6LEn	PT6.x m	node selection			
Bit[7~0]		0	GPIO mode			
		1	LCD mode			



31.3.3. LCD register LCDCR2

LCD Base Address + 0x08 (0x41B08)						
Symbol		LCDCR2 (LCD Co	ontrol Register 2)			
Bit	[31:30] [29:24] [23:16]					
Name	Rsv	PT13LEN	Rsv			
RW	R-0	RW – 0F				
Bit	[15:08] [07:00]					
Name	Rsv					
RW		R-	0			

Bit	Name	Descri	Description			
		COM0 ~ COM5 IO mode setting				
Bit[29~24]	Bit[29~24] PT13LEn		GPIO mode			
		1	LCD mode			

31.3.4. LCD register LCDCR3

	LCD Mode Base Address + 0x10(0x41B10)					
Symbol		LCDCR3 (LCD Control Register 3)				
Bit	[31:24]	[31:24] [23:16]				
Name	MASK	-				
RW	R0W-0	-				
Bit	[15:8]	[07:02] [01:00]				
Name	MASK	- EN_RShift				
RW	R0W-0	-	RW-0			

Bit	Name	Description	on
		EN_RShi	ft Bit
Bit[1:0]	EN_RShift	1	Set 1
		0	Set 0

Note: The register address 0x41B10 needs to control MASK Bit [9: 8] to correspond to EN_RShift [1: 0]

VLCD All Mode View:

Add	0x41B10		0x41B00			MODE
Bit	1	0	2	1	0	INIODE
Name	EN_Rshift1	EN_Rshift0	VLCD2	VLCD1	VLCD0	V
[01]	0	0	0	1	1	VLCD=3.43V
[02]	0	0	1	0	0	VLCD=3.16V
[03]	0	0	1	0	1	VLCD=2.93V
[04]	1	1	1	0	1	VLCD=2.73V
[05]	0	1	1	0	1	VLCD=2.55V

HY16F3981 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 64 KB Flash 4X32~6X30 LCD Driver



Note: VLCD voltage is about +/- 10% margin of error after manufactured, if want a more accurate VLCD voltage, can use VLCD voltage calibration function. In VLCD voltage calibration part, can use HYCON C library DrvLCD_VLCDTrim this function, can select different segments VLCD voltage, and through this setting function, can control the voltage error range is within +/- 5%. Detail function can refer to the following instructions:

-function

unsigned char DrvLCD_VLCDTrim (short Umode)

- Function

Conduct calibration of Chip VLCD according to VLCD calibration parameters after manufactory; setting register is 0x41B00 [2: 0]

-Input parameters

Umode [in] to be corrected VLCD voltage mode selection;

1: VLCD ~ 3.43V; 2: VLCD ~ 3.16V

3: VLCD ~ 2.93V; 4: VLCD ~ 2.73V

5: VLCD ~ 2.55



31.4. LCD RAM function

LCD Register Address 0X41B04 and 0X41B08 may decide to PT 6 ~ PT 13 is set to GPIO Mode or LCD Mode. When set LCD Mode, can register as a PT6 ~ PT13 IO LCD RAM usage control LCD display.

LCD Mode Address	Bit[31:24]	Bit[23:16]	Bit[15:08]	Bit[07:00]
0x40850	MASK	SEG3	MASK	SEG2
0x40854	MASK	SEG5	MASK	SEG4
0x40858	MASK	SEG7	MASK	SEG6
0x4085C	MASK	SEG9	MASK	SEG8
0x40860	MASK	SEG11	MASK	SEG10
0x40864	MASK	SEG13	MASK	SEG12
0x40868	MASK	SEG15	MASK	SEG14
0x4086C	MASK	SEG17	MASK	SEG16
0x40870	MASK	SEG19	MASK	SEG18
0x40874	MASK	SEG21	MASK	SEG20
0x40878	MASK	SEG23	MASK	SEG22
0x4087C	MASK	SEG25	MASK	SEG24
0x40880	MASK	SEG27	MASK	SEG26
0x40884	MASK	SEG29	MASK	SEG28
0x40888	MASK	SEG31	MASK	SEG30
0x4088C	MASK	SEG33	MASK	SEG32
0x408C8	MASK	SEG1	MASK	SEG0

31.5. LCD power saving features

When HY16F3981 enter power-saving mode, LCD settings also need attention. Before entering the power saving mode, if not discharged first, LCD might happen Blur. When entering the power saving mode, you can refer to the following settings, By that, you can ensure that LCD is discharge before entering the power saving Mode. DrvLCD_DisplayMode (2); // 2: whether to enter any value, LCD is all off mode DrvLCD_VLCDMode (E_VLCD_DISABLE);

while ((inw (0x41B00) & (1 << IDF)) == 0); // Wait LCD Idle, IDF = 20 asm ("syscall 12"); // wait = 10; idle = 11; sleep = 12



32. Revisions

Major differences are stated thereinafter:

Version	Page	Revision Summary	Date
V01	ALL	First edition	2017/02/13
V04	ALL	 Remove PT3.2 & PT3.3 Multiplexing pin function, only to retain AIO4 & AIO5 analog function. Synchronize Chinese version Modify R_{PU}=85k(internal pull high resistor) description The register 0x4000C is corrected by ISR_HW3 to ISR_HW9 Modify the 12-bit Resistance Ladder network diagram. Modify the TPS initialization settings and calculation methods. ADC network diagram (ADCLK renamed ADCK). 	2017/10/06
V05	All	 Modify IA register 0x41600[26:24]IAIPS and 0x41600[18:16]IAINS description. Modify LVD application description. Correct the LVD register description Modify LCD register 0x41B00[2:0] description. Remove HW I2C function. Modify the ADC reference voltage input range Add IA measurement input range 	2018/05/25
V06	All	 Recover HW I2C function Modify LVDO application description Modify TMB application description Added IA input range description Added WDT reset description 	2020/03/09
V07	All	 Revise WDT block diagram and WDTO register description. Revise ADCIF clear description. Remove table 10-1 PWM pin assignment. Please refer to the correct 0x40840[4:2] register description. Add PT3.2/PT3.3 Multiplexing pin function Add memory structures description, support (Timeout Entry)4-WIRE and (CheckPin Entry) 5-WIRE UART interface ROM ISP Bootloader function. Modify ADC OSR description, ADC clock from 32768Hz change to 1MHz. Add 0x41104[21:20] IADGN register description. Revise Timer B block diagram (TBCLK correct to TBCK. TMBC0/TMBC1/TMBC2 correct to 	2021/05/11



TBC0/TBC1/TBC2, ENTMB correct to TBEN)
Revise TMB counting waveform
Revise PWMA~G counting waveform
Revise PWMA~G duty cycle and formula
9. Revise Timer B2 block diagram (TB2CLK correct to
TB2CK, TMB2C0/TMB2C1/TMB2C2 correct to
TB2C0/TB2C1/TB2C2, ENTMB2 correct to TB2EN)
10. Revise Timer C block diagram (ENTMC correct to
TCEN)