

HY16F3910 User's Guide

High-Precision Mixed Signal Micro Controller
4x44 ~ 8x40 LCD Driver
32-bit Low Power Micro Controller
21-bit ENOB ΣΔΑDC
128KB Flash ROM



Table of Contents

1.	CHIP OVERVIEW	9
1.1.	Brief introduction	9
1.2.	Type description table	10
2.	FUNCTION OVERVIEW	11
2.1.	Block diagram	11
2.2.	CPU core block diagram	12
3.	MEMORY STRUCTURE	13
3.1.	Memory description	13
3.2.	Memory address	14
3.3.	Static random-access memory (SRAM)	14
3.4.	Flash ROM	14
3.5.	Bus interface unit	14
3.6.	Boot ROM	15
3.7.	Embedded debug module (EDM)	15
4.	SOC REGISTER	16
4.1.	Overall description	16
4.2.	Register address	16
4.3.	Register function	16
5.	POWER MANAGEMENT	18
5.1.	Overall description	18
5.2.	Register address	22
5.3.	Register function	22



6.	CLOCK SYSTEM	25
6.1.	Overall description	25
6.2.	Register address	28
6.3.	Register function	29
7.	INTERRUPT CONTROL SYSTEM	35
7.1.	Overall description	35
7.2.	Register address	37
7.3.	Register function	37
8.	WATCH DOG TIMER (WDT)	47
8.1.	Overall description	47
8.2.	Register address	48
8.3.	Register function	48
9.	TIMER A	49
9.1.	Overall description	49
9.2.	Register address	51
9.3.	Register function	51
10.	TIMER B	52
10.1.	Overall description	52
10.2.	2. Register address	70
10.3.	3. Register function	70
11.	TIMER B2	73
11.1.	General description	73
11.2.	2. Register address	74



11.3.	Register function	74
12.	TIMER C	77
12.1.	Overall description	77
12.2.	Register address	79
12.3.	Register function	79
13.	GPIO PT1 MANAGEMENT	81
13.1.	Overall description	81
13.2.	Register address	83
13.3.	Register function	83
14.	GPIO PT2 MANAGEMENT	86
14.1.	Overall description	86
14.2.	Register address	88
14.3.	Register function	88
15.	GPIO PT3 MANAGEMENT	91
15.1.	Overall description	91
15.2.	Register address	93
15.3.	Register function	93
15.4.	Analog to digital multiplexing function Switchover Considerations	96
16.	GPIO PT6 MANAGEMENT	97
16.1.	Overall description	97
16.2.	Register address	98
16.3.	Register function	98
17.	GPIO PT7 MANAGEMENT	103



17.1.	Overall description	103
17.2.	Register address	104
17.3.	Register function	104
18. G	SPIO PT8 MANAGEMENT	109
18.1.	Overall description	109
18.2.	Register address	110
18.3.	Register function	110
19. 0	SPIO PT9 MANAGEMENT	115
19.1.	Overall description	115
19.2.	Register address	116
19.3.	Register function	116
20. 0	SPIO PT10 MANAGEMENT	121
20.1.	Overall description	121
20.2.	Register address	122
20.3.	Register function	122
21. 0	SPIO PT13 MANAGEMENT	127
21.1.	Overall description	127
21.2.	Register address	128
21.3.	Register function	128
22. 0	SPIO MANAGEMENT	132
22.1.	Overall description	132
22.2.	Register address	135
22.3.	Register function	135



23.	ΣΔ 24-BIT A/D CONVERTER (ADC)	139
23.1.	. Overall description	139
23.2.	. Register address	148
23.3.	. Register function	148
24.	SERIAL PERIPHERAL INTERFACE (SPI)	152
24.1.	Overall description	152
24.2.	. Register address	157
24.3.	. Register function	157
25.	ENHANCED UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMIT (EUART)	161
25.1.	Overall description	161
25.2.	. Register address	163
25.3.	. Register function	163
25.4.	. UART using instruction:	166
26.	ENHANCED UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMIT (EUART2)	170
26.1.	Overall description	170
26.2.	. Register address	170
26.3.	. Register function	170
26.4.	. UART2 using instruction	172
27.	I2C COMMUNICATION INTERFACE	173
27.1.	Overall description	173
27.2.	. Register address	181
27.3.	. Register function	181
27.4.	. Model program function	187



27.5.	I ² C General Call Mode	. 195
27.6.	10 Bit Addressing Mode	. 195
27.7.	3 Byte Data Mode	. 198
28. H	ARDWARE REAL TIME CLOCK (HW RTC)	. 200
28.1.	Overall description	. 200
28.2.	Register address	. 201
28.3.	Register function	.202
29. P	OWER-SAVING MODE INTRODUCTION	.210
29.1.	Overall description	.210
29.2.	Interrupt point configuration	.210
30. L	CD DRIVER	.212
30.1.	Overall description	.212
30.2.	Register address	.214
30.3.	Register function	.214
30.4.	LCD RAM function	.216
30.5.	LCD power saving features	.217
	EVIOLONO.	046



Attention:

- 1 \ HYCON Technology Corp. reserves the right to change the content of this datasheet without further notice. For most up-to-date information, please constantly visit our website: http://www.hycontek.com.
- 2 \ HYCON Technology Corp. is not responsible for problems caused by figures or application circuits narrated herein whose related industrial properties belong to third parties.
- 3 Specifications of any HYCON Technology Corp. products detailed or contained herein stipulate the performance, characteristics, and functions of the specified products in the independent state. We does not guarantee of the performance, characteristics, and functions of the specified products as placed in the customer's products or equipment. Constant and sufficient verification and evaluation is highly advised.
- 4 Please note the operating conditions of input voltage, output voltage and load current and ensure the IC internal power consumption does not exceed that of package tolerance. HYCON Technology Corp. assumes no responsibility for equipment failures that resulted from using products at values that exceed, even momentarily, rated values listed in products specifications of HYCON products specified herein.
- 5 Notwithstanding this product has built-in ESD protection circuit, please do not exert excessive static electricity to protection circuit.
- 6 Products specified or contained herein cannot be employed in applications which require extremely high levels of reliability, such as device or equipment affecting the human body, health/medical equipments, security systems, or any apparatus installed in aircrafts and other vehicles.
- 7 Despite the fact that HYCON Technology Corp. endeavors to enhance product quality as well as reliability in every possible way, failure or malfunction of semiconductor products may happen. Hence, users are strongly recommended to comply with safety design including redundancy and fire-precaution equipments to prevent any accidents and fires that may follow.
- 8 \ Use of the information described herein for other purposes and/or reproduction or copying without the permission of HYCON Technology Corp. is strictly prohibited.



1. CHIP OVERVIEW

1.1. Brief introduction

The HY16F3910 is a low-power and high-precision mixed signal micro controller (MCU) with LCD driver (Liquid Crystal Display), and is applicable to perform high-precision measurement and control; besides, the controller can work in a wide voltage range (2.0V-5.5V) and the clock of the controller can be up to 16MHz; further, the controller has a built-in 128kbyte embedded Flash ROM and a 8kbyte SRAM.

The HY16F3910 products integrate a high-precision 24-bit $\Sigma\Delta$ A/D converter, Hardware RTC; moreover, the HY16F3910 products provide high-performance peripheral interfaces, such as the UART, SPI, I2C, GPIO and built-in power management system, etc., and support low-voltage detection and multiple peripheral interface wake-up functions. The HY16F3910 products are of low voltage, low power, low stand-by current, high integrity and high efficient operation, and support the 32-bit micro controller of the C development platform.

Therefore, the HY16F3910 products can provide various resources for designers to design a low-current and low-cost mixed signal processing system. The 24 bits A/D converter with extremely low noise is embedded. Its maximal output rate is 15k SPS, its ENOB (Effective number of bit) is 21.



1.2. Type description table

The bit type description table of the register

I he bit type description table of the register							
Setting type	Description	Initial value					
-	No Use						
RSV.	Reserve						
X	Unknown						
W	Write						
R	Read						
R0	Only Read 0						
R1	Only Read 1						
W0	Only Write 0						
W1	Only Write 0						
RW-0	Read/ Write	Initial 0					
RW-1	Read/ Write	Initial 1					
R0W-0	Read 0/ Write	Initial 0					
R1W-1	Read 1/ Write	Initial 1					
R-X	Read	Initial 1 or 0 Unknown					
[]	Register length						
<>	Register value						
ABC[7:0]	ABC register had 0 to						
	7bit						
ABC<111>	ABC register had 3bit						
	and value had 111 of						
	binary						
ABC<11x>	x : can be neglected, it						
	can be set as 1 or 0						



2. FUNCTION OVERVIEW

2.1. Block diagram




FIG. 2-1 Chip function structure diagram



2.2. CPU core block diagram




FIG. 2-2 CPU core block diagram



3. MEMORY STRUCTURE

3.1. Memory description

The core of the CPU (Central Processing Unit) of HY16F3910 series products is Andes E801 32-bit CPU. The allocation of the memory addresses of the micro controller is as follows:

0x00000 to 0x01FFF Static random-access memory (SRAM) (8K Byte)

0x40000 to 0x4FFFF SOC Register

0x80000 to 0x81FFF Boot ROM (8K Byte): Support (Timeout Entry)4-WIRE and (CheckPin Entry) 5-WIRE UART interface ROM ISP Bootloader function. The default setting is DISABLE status. User can use HY16F Writer(Or IC programming service) to ENABLE ROM ISP Bootloader function.

0x90000 to 0xAFFFF Main Program Flash ROM (128K Byte)




FIG. 3-1 Memory address allocation diagram



3.2. Memory address

The detailed address allocation of the SOC registers of the micro controller is as follows:

Function	Description	Base Address
module	Description	Dase Address
INT	Interrupt control Flag	0x40000
SoC	System control register	0x40100
CLK	Clock system control register	0x40300
PMU	Power management control register	0x40400
MC	Memory controller register	0x40600
PIO	GPIO port control register	0x40800
TMR	Timer register	0x40C00
UART	UART mode control register	0x40E00
SPI	SPI mode control register	0x40F00
I2C	I2C mode control register	0x41000
ADC	Analog-to-Digital module control register	0x41100
RTC	Real time clock control register	0x41A00
LCD	LCD driver control register	0x41B00

Table 3-1 SOC registers

Some important registers have MASK bits, as describe in FIG. 3-3. MASK is used to control written-in bits; only when the MASK bit corresponding to the control bit is <1>, the corresponding control bit can be written in, or the written-in operation will be invalid and cannot actually modify the value of the register, as shown in FIG. 3-2.

The total length of a register is 32-bit and most registers have 16 MASK bits. The MASK bits include two 8-bit groups, and each 8-bit group controls corresponding 8 control register bits. According to the content allocation of a register: BIT [31:24] controls BIT [23:16], and BIT [15:8] controls BIT [7:0]. Only when the MASK bit is <1>, the corresponding control bit can be validly written in.

For example, if a user wants to write 101010b in BIT [5:0] and the write value of the register should be: 00111111001010b, where 00111111b are the MASK bits of BIT [5:0] and can make written-in corresponding control bits valid; and 00101010b are the values written in BIT [5:0].

	INT Base Address + 0x10 (0x40010)									
Symbol		INTPT1 (PT1 Interrupt Control Register)								
Bit	[31:24]	[23] [22] [21] [20] [19] [18] [17]								
Name	MASK	PT17IE PT16IE PT15IE PT14IE PT13IE PT1						PT11IE	PT10IE	
RW	R0W-0				RV	V-0				
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Name	MASK	PT17IF	PT16IF	PT15IF	PT14IF	PT13IF	PT12IF	PT11IF	PT10IF	
RW	R0W-0		RW0-0							

FIG. 3-2 Basic structure of register

3.3. Static random-access memory (SRAM)

HY16F3910 has an 8Kbyte SRAM. The initial address is from 0x00000 to 0x01FFF. MCU can select to access one byte, half word or one word. MCU can access one word during each clock cycle.

3.4. Flash ROM

HY16F3910 has a 128Kbyte embedded Flash ROM. The initial value is from 0x90000 to 0xAFFFF. User programmable codes are stored in the Flash ROM. A user needs to use CPU instructions to read and write the Flash ROM if wanting to edit the program codes of the Flash ROM. The user can store data at any positions between the blocks.

3.5. Bus interface unit

Regarding the structure of a bus, the reading and writing of the register are controlled by a 32-bit advanced peripheral bus (APB), which can write in 32-bit data during each clock cycle. In order to prevent



from the existing data be covered when writing in new data, the user can use the MASK function to finish the operation.

As described in FIG. 3.3, the original data in BIT[7:0] of the register are 10101010b, and the written-in data are made valid via the MASK bits; when 000011110101010b are written in BIT[15:0], the result will be 000000001010010b, which means the MASK bit can only be set as 1b and the read value will be 0b; when 0101b are written in BIT[7:4], but the definition of BIT[15:12] is 0000b; therefore, it means the write values of BIT[7:4] are invalid; when 0101b are written in BIT[3:0] and the definition of MASK BIT[11:8] is 1111b; therefore, it means the write values of BIT[3:0] can be valid.





FIG. 3-3 Data flow structure

3.6. Boot ROM

8Kbyte Boot ROM is provided, and the initial value is from 0x80000 to 0x81FFF. The blocks are for boot codes, flash codes and security codes. When the chip is reset, the program timer will start from 0x80000. The software of the Boot ROM includes much information, such as system program protocol, security protocol and the like.

3.7. Embedded debug module (EDM)

The embedded debug module (EDM) is a debug interface which can be used by the chip in the development environment. When the chip has no security protection, the user can transmit instructions to the MCU via EDM interface to read the information of the debug mode. EDM is the bridge of the communication between the chip and the computer The PC USB and the chip EDM are connected via HY16F Mini Link (USB control board) by only using a two-wire protocol interface. EDM can access the control register, general GPR register, SRAM DLM and Flash ROM ILM of a chip.





4. SoC REGISTER

4.1. Overall description

Manage the operating mode of the system and the reset status of the chip, such as WDT, external reset, under voltage reset, etc.

4.2. Register address

SoC Status Register Address	31	24	23	16	15	8	7	0
SoC Status Base Address + 0x04(0x40104)		-		-	MAS	SK0	RE	G0

⁻Reserved

4.3. Register function

Operate the register SoC 0x40104 [4] can set the operating mode of the system as SLEEP mode/IDLE mode. The user can check the register SoC 0x40104[3] to understand what the current operating mode of the system is.

4.3.1. SoC register

	SoC Status Base Address + 0x04 (0x40104)									
Symbol	SoC Status Register									
Bit		[31	:24]		[23:16]					
Name		figuration		SoC Configuration						
RW		x0F	DF R-0x1A							
Bit	[15:8]	[15:8] [7] [6]			[4	4]	[3]	[2]	[1]	[0]
Name	MASK V15OVD V15PG			F _{CRst}	ID	LE	F _{SLP/IDLE}	FwDog	F _{RST}	F _{BOR1}
RW	R0W-0				RW0-0			RW0-1		

Bit	Name	Description						
		VDD15 high voltage Flag (VDD15>12%)						
Bit[07]	V15OVD	0 VDD15 voltage normal						
		1 VDD15 voltage is too high						
		VDD15 low voltage Flag (VDD15<12%)						
Bit[06]	V15PG	0 VDD15 voltage normal						
Bit[00]	V 101 C	VDD15 voltage is too low, CPU Hold, wait until the voltage is normal before CPU						
		clock continues to operate						
		CPU Core Reset Flag						
Bit[05]	F _{CRST}	0 Normal						
		1 ICP Core has already been triggered before.						
	IDLE	IDLE Mode Control Bit						
Bit[04]		0 Sleep Mode						
		1 IDLE Mode						
	F _{SLP/IDLE}	Sleep/Idle Flag						
Bit[03]		(Low voltage reset or reset circuit reset can clear the bit.)						
Dit[03]	SLP/IDLE	0 Normal						
		1 Sleep Mode or Idle Mode						
		WDT Flag (Low voltage reset or external reset can clear the bit.)						
Bit[02]	Fwdt	0 Normal						
		1 WDT is reset or interrupted.						
		External Reset Flag (Low voltage reset (BOR) can clear the bit.)						
Bit[01]	F _{RST}	0 Normal						
		1 Reset PIN or ICP software reset has occurred.						



Bit[00]	_		Voltage Reset (BOR) Flag (The bit will be automatically cleared after the voltage of chip is higher than 1.8V.)
	F _{BOR}	0	Normal
		1	Low voltage reset has occurred.



5. POWER MANAGEMENT

5.1. Overall description

Power management module includes a Band Gap(BGR), a VDDA LDO, a VDD15 LDO and a reference output buffer. Chip VDD5V can work by only one voltage source between 2.0V and 5.5V. The power system can be classified into three parts: I/O circuit, analog circuit, and digital circuit. The power supply of the I/O circuit is driven by VDD5V. The power supply of the analog circuit is driven by the internal VDDA LDO. Finally, the power supply of the digital circuit is driven by VDD15 LDO. When the MCU is under IDLE mode, it will use lowest power consumption to perform the memory operation of the register and the SRAM. During the IDLE mode, BOR1 and VDD15 LDO are enabled. If the MCU is under the automatic wake-up mode, the low-speed oscillator should be enabled.




FIG. 5-1 Function block diagram



Chip operating voltages VDD5V and VDD15:

The operating voltage of the chip is inputted via the pin VDD5V, and the voltage range is 2.0V~5.5V; besides, the pin should be connected to a 1~10uF ground capacitor, which can make VDD5V become more stable. The VDD15 LDO output a stable voltage 1.5V via the VDD15 pin and the pin should be connected to a 0.47uF bypass capacitor.

VDDA voltage:

The chip has a voltage regulator circuit LDO: VDDA. The VDDA voltage should be enabled when using ADC. It can have different operating modes and different output voltages. It has two different operating modes; The first mode is High Z; and it is possible to input the voltage into the VDDA from outside but the inputted voltage should not exceed VDD5V. The second modes is adjustable voltage regulating mode LDO; during the mode, the VDDA can output four different voltages: 2.4V, 2.6V, 2.9V and 3.2V. For better performance, the voltage difference between VDD5V and VDDA. Should be higher than 0.2V and can drive at most 10mA. Additionally, it also needs to be connected to a 1uF bypass capacitor. Note that when connecting a 1uF VDDA to-ground capacitance, stabilization time VDDA at least require more than 0.5ms, when VDDA access a 10uF capacitance to ground, settling time of at least VDDA greater than 1ms.

Chip power-on voltage detection circuit (BOR1, BOR2):


The BOR1 and BOR2 circuits are used to monitor the stability of the power supply system and MCU. When the voltage of VDD5V is lower than the detection voltage of BOR1, it will be triggered, the system will be reset, and the chip will be reset. It will not resume normal operation until the operating voltage of the chip is higher than the preset voltage of BOR2 by more than 1.7V.

BOR1 is a power-saving BOR circuit design, and BOR2 is a precise BOR circuit design. When the chip is powered on for the first time, it will trigger the BOR1 and BOR2 circuits at the same time. The high-precision BOR2 voltage design ensures that the chip can operate normally when the operating voltage is 2.0V. Meet the requirements of low operating voltage. Under the high-precision BOR2 voltage design, it can meet the requirements of malfunction under various power-on waveform conditions without external Reset IC. When a BOR1 reset occurs, the F_{BOR1}[0] flag is set <1> to record the event that occurred. The BOR1 cannot be turned off by program or other settings.

By default, BOR2 will be triggered and activated by the BOR1 circuit, and initialize the voltage of BOR2 to 1.7V. BOR2 control switch ENBOR2[0] Users can turn off the power saving function through software operation. The trigger behavior of BOR2 can be set to chip Reset or interrupt mode, and the interrupt mode can reflect the BOR2IF flag. The BOR2 function can be turned off in sleep mode to meet the design requirements of lower power consumption. The figure below shows the state diagram of BOR1 and BOR2.

BOR2 supports auto-enable function in sleep mode, and the default state of BOR2SLP control bit is start-up state. When the chip wakes up from the sleep mode, if the BOR2SLP is in the active state, the BOR2 will automatically turn on and switch to the Reset Mode state. If BOR2SLP is closed, the original state of BOR2 will not be changed. The BOR2SLP control bit activation can effectively strengthen the anti-interference ability of the power supply.





Reference voltage and common mode voltage (REFO):

When the VDDA is higher than 2.4V, the analog circuit can work. However, the analog circuit needs the current offset and the reference voltage. Therefore, the BandGap reference voltage should be enabled before the analog circuit is enabled; the BandGap reference voltage can be enabled by setting the register PMU [4] (ENBGR) as 1. Only after the BandGap reference voltage is enabled, the common mode voltage (REFO) can effectively output 1.2V.

It is necessary to provide a common mode voltage (REFO) for the ADC to enable it. If the user wants to use the internal power supply, the ACMS should be set as 1; if the user wants to the external power supply, the ACMS should be set as 0 to output a common mode voltage (REFO). The user will need to use a reference voltage to drive the external circuit; therefore, the ENRFO should be set as 1 to output the common mode voltage to the pin; besides, the REFO is the BandGap reference voltage with buffer. The output voltage of the REFO pin is about 1.2V and has +/-1mA push-pull driving ability. It can drive a 22~1000nF big capacitor load. If the external REFO voltage output is used, the common mode voltage for the ADC can be provided by an external power supply; in this case, the ACMS can be set as 0 to save more power. Note that when a 0.1uF REFO access to ground capacitance, REFO stabilization time at least more than 0.1ms.


LVD low voltage detection:

Low voltage detection provides a settable low voltage detection function for operating voltage VDD5V, VLCD voltage external input voltage LVDIN. The LVD reference voltage source is selectable BOR or BGR(Band Gap reference voltage). When the input voltage is external voltage LVDIN, the low voltage detection point set LVDS must be set to 0000b, then the low voltage detection point is 1.2V, that is BOR or BGR actual voltage; when the input voltage is VDD5V or VLCD, the low voltage detection point LVDS setting range is 0001b~1111b (2.0V ~ 4.0V).



Setup process:

- (1) Select the input voltage, if the external voltage input (LVDIN) is not required to set the register LVDS, or through the LVDVS settings select VDD5V or VLCD.
- (2) Select the reference voltage and select V12 BOR or V12 BGR through the LVDRS setting.
- (3) Set the low voltage detection point. If select the external voltage input (LVDIN), LVDS is set to 0000b. If select the VDD5V or VLCD, set LVDS low voltage detection point 0001b~1111b (2.0V ~ 4.0V).
- (4) Enable low voltage comparator ENLVD, start low voltage detection.



The following table shows the voltage sources for all modules.

Block name	Voltage source	Block name	Voltage Source
32-bit CPU Core	VDD15	Band Gap/Reference	VDDA
8k Byte SRAM	VDD15	Hardware EUART	VDD15/VDD5V
128k Byte Flash ROM	VDD5V/ VDD15	32-bit Hardware SPI	VDD15/VDD5V
Clock System	VDD15	Hardware I2C	VDD15/VDD5V
Watch Dog Timer	VDD15	Timer A/B/C PWM	VDD15
Hardware RTC	VDD15	GPIO Port	VDD5V
BOR1/BOR2	VDD5V/ VDD15	24-bit SD ADC	VDDA

Table 5-1 Chip Power supply distribution



5.2. Register address

Power Management Register Address	31	24	23	16	15	8	7	0
PMU Base Address + 0x00 (0x40400)	MA	SK1	RI	EG1	MAS	SK0	RE	G0
PMU Base Address + 0x08 (0x40408)		Rsv		REG3	MAS	SK2	RE	G2
PMU Base Address + 0x0C (0x4040C)	I	MASK	5	REG5	MAS	SK4	RE	G4

5.3. Register function

Power management registers 0

	Power Management Base Address + 0X00 (0X40400)									
Symbol		PMU0 (PMU Control Register 0)								
Bit	[31:24]	[23:20]		[19:18]		[17]		[16]	
Name	MASK		-		VDAS		-		ENVA	
RW	R0W-0					RW-0				
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]		[0]
Name	MASK	-	-	-	ENBGR	-	Rsv	ENRF	Ο	V15LP
RW	R0W-0	RW-0		-	RW-0					

Bit	Name	Description					
Bit[23:20]	-	Reserved					
		VDDA output voltage selection					
		00 VDDA =2.4V					
Bit[19:18]	VDAS	01 VDDA =2.6V					
		10 VDDA =2.9V					
		11 VDDA =3.2V @ VDD5V >=3.5V					
		VDDA LDO voltage source configuration for controlling					
		The output voltage range of the VDDA.					
Bit[16]	ENVA	0 High impedance (High Z)					
		VDDA LDO; the output of the VDDA can be adjusted					
		1 , which is decided by the VDAS.					
Bit[07]	-	Reserved					
		Band Gap voltage enablement control					
Bit[04]	ENBGR	0 Disable					
		1 Enable					
		Common mode voltage (REFO) enablement control					
Bit[01]	ENRFO	0 Disable					
		1 Enable					
		VDD15 LDO low-power control					
Bit[00]	V15LP	Normal (the bit should be set as 0 after the SLEEP mode)					
Bit[00]	VIOLI	Low-power (only supports low power settings in sleep mode)					
		1 In this mode, V15PG and V15OVD flags are invalid					

Power management registers 1

	Power Management Base Address + 0x08 (0x40408)										
Symbol		PMU1 (PMU Control Register 1)									
Bit		[31:19] [18:17]									
Name		Rsv									
RW		R-0		R\	R-X						
Bit	[15:08]	[7:4]	[3]	[2]	[1]	[0]					
Name	MASK	LVDS	LVDITT	LVD12 LVDVS		ENLVD					
RW	R0W-0	RW-0	RW-0	RW-0							

Bit Name	Description
----------	-------------



Bit[18:17]	-	Reserved	
		LVD Outp	out
Bit[16]	LVDO	0	When negative voltage > Positive voltage, LVDO=0
		1	When Positive voltage > negative voltage, LVDO=1
		LVDS pos	sitive terminal voltage
		0000	OFF
		0001	2.0V
		0010	2.1V
		0011	2.2V
		0100	2.3V
		0101	2.4V
		0110	2.5V
Bit[7:4]	LVDS	0111	2.6V
		1000	2.7V
		1001	2.8V
		1010	2.9V
		1011	3.0V
		1100	3.3V
		1101	3.6V
		1110	4.0V
		1111	1.2V, External input voltage LVDIN
			errupt source trigger setting bit
Bit[03]	LVDITT	0	When the LVDO signal from 1 to 0, the interrupt signal is triggered
		1	When the LVDO signal from 0 to 1, the interrupt signal is triggered
			ıtive voltage source
Bit[02]	LVD12	0	V12_BOR
		1	V12_BGR(form bandgap output, precise)
			tive voltage source
Bit[01]	LVDVS	0	VDD5V
		1	VLCD
		LVD Enab	
Bit[00]	ENLVD	0	Disable
		1	Enable

Power management registers 2

	Power Management Base Address + 0x0C (0x4040C)									
Symbol		PMU2 (PMU Control Register 2)								
Bit	[31:24	[23:19]				[18:16]				
Name	MASK			-				-		
RW	R0W-0)		WR-0 WR				/R-100		
Bit	[15:08]	[7]	[6:4	-]	[3]	[2]	[1]	[0]	
Name	MASK	-	BOR2	?TH	BOR2SLP	BOR2LV	ВО	R2S	BOR2EN	
RW	R0W-0	-	RW-	-0	RW-1	R-X		RV	V-1	

Bit	Name	Description
Bit[18:16]	-	SV
		OR2 voltage setting bit; when BOR1 occurs, clear to <000> default state.
		000 1.7V (default)
		001 2.0V
	BOR2TH	10 2.2V
Bit[6:4]		011 2.5V
		00 2.7V
		01 3.0V
		10 3.6V
		11 4.0V
Bit[03]	BOR2SLP	OR2 auto enable function (only supports automatic switching function after sleep ode wakes up).



		0	When waking up from sleep mode, the BOR2 status does not change.
		1	When waking up from sleep mode, BOT2 will automatically enable and switch to
		ı	Reset mode. (Default)
		Real-	time reflection of BOR2 signal status
Bit[02]	BOR2LV	0	VDD5V voltage is lower than BOR2 comparison point
		1	VDD5V voltage is higher than BOR2 comparison point
	BOR2S	BOR2	2 working mode setting
Bit[01]		0	Interrupt mode;
Bit[U1]	BUNZS	1	Reset mode (Default).
		ı	Reset to 1 when BOR1 occurs
		BOR2	? Enable
Bit[00]	BOR2EN	0	Disable
Біцоој	BUNZEN	1	Enable (Default).
			Reset to 1 when BOR1 occurs



6. CLOCK SYSTEM

6.1. Overall description

The clock control system provides the clocks for the whole chip, including the system clocks (CPU clock, APB clock) and all peripheral operating clocks (timer, communication interface, RTC, analog circuit, etc.) Each function module has a clock switch controller, clock source selection and frequency divider. Under the SLEEP mode, the controller always closes the external crystal oscillators, internal crystal oscillators and system clocks to minimize the system power consumption.

The operating clock sources include the external crystal oscillators, internal HAO and LPO oscillators; with the frequency divider, the frequency sources of the CPU and the peripheral devices can be flexibly allocated and managed to adjust the power consumption of the chip in order to save the energy.

6.1.1. External oscillators

There are two external oscillators, including the high-speed crystal oscillator (HSXT) and the low-speed crystal oscillator (LSXT). The chip has two independent input pins for the external high-speed crystal oscillator and low-speed crystal oscillator; thus, the user can connect the two external oscillators to the chip at the same time. The external oscillator should be connected to a resistor in parallel, or the crystal oscillator will not work even if it is soldered at the pin; besides, the crystal oscillator is connected to two 0~20pF ground capacitors and the capacitance of each capacitor is subject to the parasitic capacitor caused by the layout of the PCB.

The parallel resistor between the pins of the oscillator and the capacitor C2/C1 parameters of each pin of the oscillator will vary with the frequency, brand of the external crystal oscillator and the layout of the PCB. The following table lists suggested allocation of the R1/C1/C2 parameters and the frequency sources for your reference. In the absence of special circumstances, it can also be capacitive default.

Туре	Symbol	Externa	al crystal osci	Instruction execution status			
		Frequency	R1/Ω	C1	C2	Sleep mode	Idle mode
Low-speed oscillator	LSXT	32768Hz	10M	10pF	10pF	Stop	Available
High-speed oscillator	HSXT	2~16MHz	1M	10pF	10pF	Stop	Available

6-1 Suggest external crystal oscillator configuration

Note: The external oscillator pin capacitance (C1 / C2 parameters) can be in accordance with the actual PCB board layout with a different crystal as the case may choose to adjust the capacitance value of the size, it is recommended in the range of $0 \sim 20 pF$.

Using an external crystal oscillator parameter Note:

- (01) After Sleep instruction execution, external crystal earthquake shock all stops.
- (02) When External crystal oscillator parameter, note that the pin input / output configuration, the use shall not be required to set the configuration pin internal pullup resistor, in order to avoid abnormal operation. And the external resistor R1 must not default.
- (03) To use an external oscillator (HSXT), recommended to choose the MCU clock / 2, can reduce the oscillator frequency source interference, and strengthen anti-jamming capability.

6.1.2. Internal crystal oscillators HAO and LPO

The HAO is an external high-speed RC oscillator of the chip and its typical output frequency is 4.147MHz/31.795MHz; besides, it has several features, such as quick start, high anti-interference and low power consumption, etc. The output frequency of the HAO is adjustable; therefore, the user can adjust the output frequency of the HAO by software.

Matter needing attentions of using internal crystal oscillators:

- The output frequency of the HAO can be adjusted by modifying the register HAOTR 0x40304[6:0]. HAOTR default is 0x80, adjustments can be increased up HAO actual operating frequency.
- After the SLEEP instruction is executed, all HAO oscillators will stop and enter the SLEEP mode..



- The LPO is the internal low-speed RC oscillator of the chip; its output frequency is 32 kHz and has low power consumption; it will immediately start after the chip is power-on or wakened; besides, it cannot be enabled; in other words, the LPO will keep working during the whole operation process of the chip.
- After the SLEEP instruction is executed, all LPO oscillators will stop.
- After the IDLE instruction is executed, all LPO oscillators will not stop, but the CPU will enter the IDLE mode.

Typical output frequencies of the HAO and LPO are as shown in following Table 6-2.

		•						
	Symbol	Frequency	Frequency source configuration			Instruction execution status		
			ENHAO[1]	HAO[1:0]	CKHS[1]	Sleep	Idle	
Ī	HAO	4.147MHz	1	01B	0	Stop	Workable	
	ПАО	31.795MHz	1	11B	0	Stop	Workable	
	LPO	32KHz	Start after the chip is power-on		CKLS=0	Stop	Oscillate	

Table 6-2 internal crystal oscillator configuration

HAO calibration method:

Chip HAO will have about +/- 10% error range, If the user wants a more accurate HAO operating frequency, the HYCON C library can be calibrated (DrvCLOCK_CalibrateHAO this function), This function can be set to control the HAO oscillation frequency error within the range of +/- 2%.



6.1.3. CPU and external peripheral operating frequency sources configuration

Both of the external and internal crystal oscillators can provide the frequency sources for the CPU and the frequency sources will be provided for the CPU after passing the frequency dividers. The chip can determine the frequency source of the CPU is the HS_CK or LS_CK via the frequency selector MCUCKS [1] and perform the frequency division via the frequency divider ENMCD [1:0]. Thus, there are multiple operating frequency modes for the CPU to select from to determine the instruction cycle of the chip.

Similarly, the external peripheral operating frequency sources are also provided by the external, internal crystal oscillators and the HS_CK or LS_CK passing the frequency dividers; or the frequency sources can be directly provided by the crystal oscillators, such as the WDT. As the external peripheral operating frequency configuration may vary with the different operations, please refer to the following figure for more information.




Table 6-1 CPU operating frequency source configuration diagram






Table 6-2 External peripheral operating frequency configuration diagram

6.2. Register address

Clock Register Address	31	24	23	16	15	8	7	0
CLK Base Address + 0x00 (0x40300)		-		-	MA:	SK0	RE	G0
CLK Base Address + 0x04 (0x40304)		-		-		-	HA	OTR
CLK Base Address + 0x08 (0x40308)	MA	SK1	RE	G1	MA:	SK2	RE	G2
CLK Base Address + 0x0C (0x4030C)	MA	SK3	RE	G3	MA:	SK4	RE	G4
CLK Base Address + 0x10 (0x40310)	MA	SK5	RE	G5	MA:	SK6	RE	G6
CLK Base Address + 0x14 (0x40314)	MA	SK7	RE	G7	MA:	SK8	RE	G8
CLK Base Address + 0x18 (0x40318)		-		-		-		-
CLK Base Address + 0x18 (0x4031C)		-		-		-		-
CLK Base Address + 0x20 (0x40320)	MA	SK9	RE	G9	MAS	SK10	RE	G10
CLK Base Address + 0x24 (0x40324)		RE	G11		MAS	SK12	RE	G12
CLK Base Address + 0x28 (0x40328)		RE	G13			-	RE	G14

⁻Reserved



6.3. Register function

6.3.1. Clock system register 0

	Clock Base Address + 0x00 (0x40300)									
Symbol		CLK0 (Clock Control Register 0)								
Bit		[31:19] [18:16]								
Name		RSV(Reserved) -								
RW			R-0				RW-0			
Bit	[15:8]	[7]	[7] [6] [5] [4:3]				[1]	[0]		
Name	MASK	SK OHS_HS CKLS CKHS HAO ENOLS ENOHS						ENHAO		
RW	R0W-0	RW-0								

Bit	Name		Description					
Bit[18:16]	-	Reserv	ved					
		External high speed oscillator mode selection						
Bit[7]	OHS_HS	0	HSXT<4MHz					
		1	HSXT>4MHz					
		Chip Ic	ow-speed frequency source selection					
Bit[6]	CKLS	0	Internal low-speed oscillator (OSC_LSRC)					
		1	External low-speed oscillator (OSC_LSXT)					
		Chip h	igh-speed frequency source selection					
Bit[5]	CKHS	0	External low-speed oscillator (OSC_HSRC)					
		1	External high-speed oscillator (OSC_HSXT)					
		Interna	al high-speed oscillator mode configuration					
		[00]	Rsv					
Bit[4~3]	HAO	[01]	4.147MHz (default)					
		[10]	Rsv					
		[11]	31.795MHz					
		Extern	al low-speed oscillator enablement control					
Bit[02]	ENOLS	0	Disable					
		1	Enable					
		Extern	al high-speed oscillator enablement control					
Bit[01]	ENOHS	0	Disable					
		1	Enable					
		Interna	al high-speed oscillator enablement control					
Bit[00]	ENHAO	0	Disable					
		1	Enable					

Precautions:

HS_CK, LS_CK clock source foolproof control:

When using CKHS (or CKLS) switch to the HS_CK (or LS_CK) clock source, it judges the corresponding oscillator Enable or Disable. If it is Disable, it will not perform switching clock source.

Precautions:

HS_CK, LS_CK clock source foolproof closed:

If user would like to disable one of the oscillator, have to switch HS_CK (or LS_CK) to another one enabling oscillator. In order to avoid the system no clock source that cause system crash.

Precautions:

Disable high-speed oscillator foolproof control:

Two sets of high-speed oscillators can be disabled at the same time, but user needs to switch the CPU Core to low-speed clock source. Otherwise, user cannot disable the two sets of high-speed oscillators at the same time.



6.3.2. Clock system register 1

	Clock Base Address + 0x04 (0x40304)							
Symbol	CLK1 (Clock Control Register 1)							
Bit	[31:16]							
Name		Reserved						
RW		R-0						
Bit	[15:8]	[7]	[6:0]					
Name	Reserved	-	HAOTR					
RW	R-0	RW-0	RW-0x40					

Bit	Name		Description					
		Intern	al high-speed oscillator calibration control register					
Bit[6:0]	HAOTR	0	Set 0					
		1	Set 1					

^{1*}LSB.Step = 0.125%

000_0000 is the lowest speed.

100_0000 is the default speed.

111 1111 is the higher speed.

Description: HAO frequency correction, Use the HYCON C library DrvCLOCK_CalibrateHAO this function, The Trim value of the HAO is written to the HAOTR register to control the HAO frequency error within +/- 2%

6.3.3. Clock system register 2

	Clock Base Address + 0x08 (0x40308)								
Symbol		CLKCR2 (Clock Control Register 2)							
Bit	[31:24] [23:22] [21] [20:19] [18:16]						5]		
Name	MASK	RTCKS	TUCKS	ENMCD	UACD				
RW	R0W-0	RW-0	RW-0	RW-0		RW-0			
Bit	[15:08]	[7:6]	[5:4]	[3:2]		[1]	[0]		
Name	MASK	TBCKS	TBCD	TACK	S	ENUD	MCUCKS		
RW	R0W-0 RW-0								

Bit	Name	Description							
		RTC clock source control							
		00 Disable							
Bit[23:22]	RTCKS	01 Disable							
		10 LSXT(LSXT	10 LSXT(LSXT to be enabled, otherwise regarded as Disable)						
		11 LSRC							
		EUART clock sour	rce selection						
Bit[21]	TUCKS	0 Rsv							
		1 HSRC: Inte	rnal high-speed oscillator						
	ENMCD	MCU clock divider	•	_					
		ENMCD[1:0]	Pre-scale						
Bit[20:19]		00	MCU Clock/2 (default)						
Dit[20.10]		01	MCU Clock/4						
		10	MCU Clock/8						
		11	MCU Clock/1						
			rce frequency divider configu	uration					
			ock source/ 1						
			ock source/ 2						
Bit[18:16]	UACD		ock source/ 4						
Dit[10:10]	07102		0011 EUART clock source/ 8						
			ock source/ 16						
			ock source/ 32						
		0110 EUART cl	0110 EUART clock source/ 64						



		0111	EUART clock source/ 128
		Timer I	B,C clock source selection
		00	Disable
Bit[7:6]	TBCKS	01	HS_CK
		10	HS_CB
		11	LS_CK
		Timer I	B,C clock source frequency divider configuration
		00	TBCK/1
Bit[5:4]	TBCD	01	TBCK/2
		10	TBCK/4
		11	TBCK/8
			A clock source selection, the frequency divider is fixed to 1/32
			isable
Bit[3:2]	TACKS		S_CK
[]			S_CB (If the MCU to HAO as the clock source, TMA to HSXT as the clock,
			nd vice versa)
			S_CK
Distort			T clock source switch
Bit[01]	ENUD	-	isable
			nable
			nput clock source selection
Bit[00]	MCUCKS	-	S_CK
		1 LS	S_CK

6.3.4. Clock system register 3

	Clock Base Address + 0x0C (0x4030C)								
Symbol		CLKCR3 (Clock Control Register 3)							
Bit	[31:24]	[31:24] [23:21] [20] [19] [18:16]							
Name	MASK	-							
RW	R0W-0	-			RV	V-0			
Bit	[15:08]	[7]	[6:4] [3] [2:0]			[2:0]			
Name	MASK	-	ADCD ENSD SPCD			SPCD			
RW	R0W-0	R-0	RW-0						

Bit	Name		Description						
Bit[18:16]	-	Reserve	eserved						
		ADC clo	ock frequency divider configuration						
		000	Disable						
		001	~HS_CK / 2						
		010	~HS_CK / 4						
Bit[6:4]	ADCD	011	~HS_CK / 8						
		100	~HS_CK / 16						
		101	~HS_CK / 32						
		110	~HS_CK / 64						
		111	~HS_CK / 128						
		SPI cloc	k switch						
Bit[3]	ENSD	0	Disable						
		1	Enable						
		SPI cloc	k frequency divider configuration						
		000	SPI clock source/ 1						
Bit[2:0]	SPCD	001	SPI clock source/ 2						
		010	SPI clock source/ 4						
		011	SPI clock source/ 8						



100	SPI clock source/ 32
101	SPI clock source/ 128
110	SPI clock source/ 512
111	SPI clock source/ 2048

Note: Suggest user to set ADC clock working on the 1MHz EX: HS_CK=4.147MHz, ADCD working frequency as HS_CK/4 ~ 1MHz

6.3.5. Clock system register 4

Clock Base Address + 0x10 (0x40310)							
Symbol		CLKCR4 (Clock Control Register 4)					
Bit	[31:24]	[31:24] [23:22] [21] [20] [19] [18:16]				[18:16]	
Name	MASK	LCDCPD	TU2CKS	ENU2D	-	UA2CD	
RW	R0W-0		RW-0			RW-0	
Bit	[15:08]	[7]	[7] [6:4]		[3:1]	[0]	
Name	MASK	-	LCI	00	LCDE	LCKS	
RW	R0W-0	-	RW-0				

Bit	Name	Description
		LCD charge pump regulator clock source selection
		0 LS_CK / 1 or HS_CK/8 (LCKS determines LS_CK or HS_CK)
Bit[23:22]	LCDCPD	1 LS_CK / 2 or HS_CK/16 (LCKS determines LS_CK or HS_CK)
		2 LS_CK / 4 or HS_CK/32 (LCKS determines LS_CK or HS_CK)
		3 LS_CK / 4 or HS_CK/32 (LCKS determines LS_CK or HS_CK)
		UART2 clock source selection
Bit[21]	TU2CKS	0 Rsv
		1 HSRC: Internal high-speed oscillator
		UART2 clock source enablement control
Bit[20]	ENUD2D	0 Disable
		1 Enable
		UART2 clock source frequency divider configuration
		0 UART2 clock source/ 1
		1 UART2 clock source/ 2
		2 UART2 clock source/ 4
Bit[18:16]	UA2CD	3 UART2 clock source/ 8
		4 UART2 clock source/ 16
		5 UART2 clock source/ 32
		6 UART2 clock source/ 64
		7 UART2 clock source/ 128
		LCD clock source 2-stage frequency divider configuration
		0 LCD clock source/ 1
		1 LCD clock source/ 3
D''10 41	1.000	2 LCD clock source/ 5
Bit[6:4]	LCDO	3 LCD clock source/ 7
		4 LCD clock source/ 9
		5 LCD clock source/ 11
		6 LCD clock source/ 13
		7 LCD clock source/ 15
		LCD clock source 1-stage frequency divider configuration 0 Disable
Bit[3:1]	LCDE	1 LCD clock source/ 1 2 LCD clock source/ 2
		2 LCD clock source/ 2 3 LCD clock source/ 4
		4 LCD clock source/ 8
		4 LOD Clock Source/ 0



		5	LCD clock source/ 16
		6	LCD clock source/ 32
		7	Disable
		LCI	O clock source selection
Bit[0]	LCKS	0	LS_CK(always÷8)
		1	HS_CK(always÷64)

6.3.6. Clock system register 5

Clock Base Address + 0x014 (0x40314)							
Symbol	bol CLKCR5 (Clock Control Register 4)						
Bit	[31:24] [23:18] [17] [16]						
Name	MASK	- SPICKS I2CCKS			I2CCKS		
RW	R0W-0	R-0 RW-0 RW-0			RW-0		
Bit	[15:8]	[7:6] [5:4] [3:0]			3:0]		
Name	MASK	TB2CKS TM2CD -			-		
RW	R0W-0	RW-0 -			-		

Bit	Name	Description		
		SPI clock source selection		
		0 HSXT: External high speed oscillator		
Bit[17]	SPICKS	1 HSRC: Internal high speed oscillator		
		I ² C clock source selection		
		0 HSXT : External high speed oscillator		
Bit[16]	I2CCKS	1 HSRC : Internal high speed oscillator		
		Timer B2 clock source selection		
		0 Disable		
Bit[7:6]	TM2CKS	1 HS_CK		
		2 HS_CB		
		3 LS_CK		
		Timer B2 clock source frequency divider configuration		
		0 Timer B2 clock source/ 1		
Bit[5:4]	TM2CD	1 Timer B2 clock source/ 2		
		Timer B2 clock source/ 4		
		Timer B2 clock source/ 8		



6.3.7. Clock system register 6

Clock Base Address + 0x020 (0x40320)								
Symbol		CLKCR6 (Clock Control Register 6)						
Bit	[31:24]	[23:20]		[19]	[18:16]			
Name	MASK	-		-	-			
RW	R0W-0	0 RW-0						
Bit	[15:8]	[7-4]	[3]	[2-0]				
Name	MASK	-	-	-				
RW	R0W-0	R-0		RW-0				

Bit	Name	Description
Bit[23:20]	-	Rsv
Bit[18:16]	-	Rsv
Bit[7:4]	-	Rsv
Bit[2:0]	-	Rsv

6.3.8. Clock system register 7

	Clock Base Address + 0x024 (0x40324)					
Symbol		CLKCR7 (Clock Control Register 7)				
Bit	[31:26]	[25:16]				
Name	Reserved.	-				
RW	R-0	RW-0				
Bit	[15:8]	[7:0]				
Name	MASK	-				
RW	R0W-0	RW-0				

Bit	Name	Description
Bit[25:16]	-	Rsv
Bit[7:0]	-	Rsv

6.3.9. Clock system register 8

	Clock Base Address + 0x028 (0x40328)				
Symbol		CLKCR8 (Clock Control Register 8)			
Bit	[31:26]	[25:16]			
Name	Reserved.	-			
RW	R-0	R-X			
Bit	[15:7]	[6:0]			
Name	Reserved.	-			
RW	R-0	R-X			

Bit	Name	Description
Bit[25:16]	-	Rsv
Bit[6:0]	-	Rsv



7. INTERRUPT CONTROL SYSTEM

7.1. Overall description

Interrupt vectors and interrupt priority description:

The interrupt module includes the interrupt startup controller, interrupt enable controller and interrupt event flag register to manage the overall interrupt service, such as communication interrupt, timer interrupt, ADC interrupt, and IO external interrupt. The chip provides 9-stage interrupt source and also provides 4-stage interrupt vector priorities, including HW0, HW1...HW9 (from high priority to low priority). The interrupt service is composed of the interrupt event flag (INTF), interrupt event service intelligent startup (INTE), interrupt general control GIE and vector addresses HW0~HW9. When the interrupt event occurs and the interrupt event service is enabled, the program counter PC will turn to the interrupt service vector addresses HW0~HW9 of the program memory at the next instruction cycle to execute the interrupt service program.




FIG. 7-1 Interrupt service structure diagram

Interrupt Vector Address	Vector	Interrupt Function
INT Base Address + 0x00 (I2C/UART/SPI Interface)	HW0	void HW0_ISR(void)
INT Base Address + 0x04 (Timer ABC /WDT/ HW RTC)	HW1	void HW1_ISR(void)
INT Base Address + 0x08 (ADC)	HW2	void HW2_ISR(void)
INT Base Address + 0x0C (LVD/BOR2)	HW3	void HW3_ISR(void)
INT Base Address + 0x10 (PT1)	HW4	void HW4_ISR(void)
INT Base Address + 0x14 (PT2)	HW5	void HW5_ISR(void)
INT Base Address + 0x18 (UART2)	HW7	void HW7_ISR(void)
INT Base Address + 0x1C (TMB2)	HW8	void HW8_ISR(void)
INT Base Address + 0x20 (PT3)	HW9	void HW9_ISR(void)

NOTE: INT HW6 belong SW INT

Interrupt group HW0 ~ HW9 has priority can be set to provide four kinds of priority level (0-3).

- 0: Priority level to the highest level
- 1: priority level to the second highest level
- 2: a lower level of priority level
- 3: The priority level is the lowest level

Preset HW0 ~ HW9 are set to level 0 (priority level is the highest level).

When the priority levels are set at the same time, the priority for the HW0> HW1> HW2 ...> HW9. for example :

HW0 priority setting to level 1, HW1 priority level 0, when the two interrupts occur simultaneously, then set the relationship because of the priority level, first enter HW1 interrupted. If you set HW0 priority to level 0, HW1 priority for level 0, when the two interrupts occur simultaneously, then the two set the same interrupt level though, but will give priority to enter HW0 interrupt.

Detail operation description:

The user can set the corresponding interrupt enable bit to be 1 or clear the bit 0 to enable or disable the corresponding interrupt function. The interrupt function can be enabled by setting the corresponding interrupt enable bit to be 1.

After the interrupt event takes place, the interrupt flag will be generated; the user can clear the flag to cancel the interrupt request.

It is necessary to set the global interrupt enable bit GIE=1, or any interrupt cannot be enabled.

The interrupt vector priority will be determined when multiple interrupt requests take place at the same time; the interrupt vector with high priority should be replied first.



During the execution of the interrupt vector service program, the high-level interrupt vector can terminate the current interrupt service to execute the high-level interrupt service; the high-level interrupt request can be executed only after the current interrupt vector service is finished.

After the interrupt service program is finished, it will automatically return to the program address where the interrupt occurred and continuously execute the program. Note that when the program enters the interrupt vector services, GIE will automatically be set to 0, so it is necessary to first GIE is set to 1, to meet the conditions of service set up high-level interrupt to enter the high-level interrupt service routine, when the advanced interrupt service executed, the program will Back to the original interrupt service program, continue down the implementation program



7.2. Register address

Interrupt Register Address	31 24	23 16	15 8	7 0	
INT Base Address + 0x00 (INTCOM) (0x40000)	MASK0	REG0	MASK1	REG1	
INT Base Address + 0x04 (INTTMR) (0x40004)	MASK2	REG2	MASK3	REG3	
INT Base Address + 0x08 (INTADC) (0x40008)	MASK4	REG4	MASK5	REG5	
INT Base Address + 0x0C (INTLVD) (0x4000C)	MASK6	REG6	MASK7	REG7	
INT Base Address + 0x10 (INTPT1) (0x40010)	MASK8	REG8	MASK9	REG9	
INT Base Address + 0x14 (INTPT2) (0x40014)	MASK10	REG10	MASK11	REG11	
INT Base Address + 0x18 (INTUART2) (0x40018)	MASK12	REG12	MASK13	REG13	
INT Base Address + 0x1C (INTTMB2) (0x4001C)	MASK14	REG14	MASK15	REG15	
INT Base Address + 0x20 (INTPT3) (0x40020)	MASK16	REG16	MASK17	REG17	

7.3. Register function

7.3.1. Interrupt control register 0

	INT Base Address + 0X00 (0X40000)								
Symbol	INTCOM (Interrupt	INTCOM (Interrupt Control Register 0)							
Bit	[31:24]	[23:22]	[21]	[20]	[19]	[18]	[17]	[16]	
Name	MASK	-	12CEIE	I2CIE	UTxIE	URxIE	STxIE	SRxIE	
RW	R0W-0	-	RW-0						
Bit	[15:14] [13] [12] [11] [10] [09] [08]	[07:06]	[05]	[04]	[03]	[02]	[01]	[00]	
Nama	MASK		I2CEIF	IOCIE	LITVIE	LIDVIE	CTVIC	CDVIE	
Name	- I2CEIR I2CIR UTXIR URXIR STXIR SRXIR	_	12CEIF	IZCIF	UIXIF	URXIF	SIXIF	SKXIF	
RW	R-0	-			RW	0-0			

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit15~8 are general registers.)

Bit	Name	Description
		I2C error interrupt enable control
Bit[21]	I2CEIE	0 Disable
		1 Enable
		I2C interrupt enable control
Bit[20]	I2CIE	0 Disable
		1 Enable
		UART transmits (TX) interrupt enable control
Bit[19]	UTxIE	0 Disable
		1 Enable
		UART receives (RX) interrupt enable control
Bit[18]	URxIE	0 Disable
		1 Enable
		SPI transmits (TX) interrupt enable control
Bit[17]	STxIE	0 Disable
		1 Enable
		SPI receives (RX) interrupt enable control
Bit[16]	SRxIE	0 Disable
		1 Enable
		I2C interrupt error request
Bit[13]	I2CEIR	0 Normal
		1 Interrupt
Bit[12]	I2CIR	I2C interrupt request
Dit[12]		0 Normal

HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



	I	
		1 Interrupt
		UART Tx interrupt request
Bit[11]	UTxIR	0 Normal
		1 Interrupt
		UART Rx interrupt request
Bit[10]	URxIR	0 Normal
		1 Interrupt
		SPI Tx interrupt request
Bit[9]	STxIR	0 Normal
		1 Interrupt
		SPI Rx interrupt request
Bit[8]	SRxIR	0 Normal
		1 Interrupt
		I2C error interrupt flag (level-trigger)
Bit[05]	I2CEIF	0 Normal
		1 I2C error takes place and interrupt occurs
		I2C interrupt flag (level-trigger)
Bit[04]	I2CIF	0 Normal
		1 I2C interrupt occurs
		UART transmits (TX) interrupt flag (level-trigger)
Bit[03]	UTxIF	0 Normal
		1 UART transmission (TX) interrupt occurs.
		UART receives (RX) interrupt flag (level-trigger)
Bit[02]	URxIF	0 Normal
		1 UART receives (RX) interrupt occurs.
		SPI transmission (TX) interrupt flag (level-trigger)
Bit[01]	STxIF	0 Normal
		1 SPI transmission (TX) interrupt occurs.
		SPI reception (RX) interrupt flag (level-trigger)
Bit[00]	SRxIF	0 Normal
		1 SPI reception (RX) interrupt occurs.



7.3.2. Interrupt control register 1

	INT Base Address + 0x04 (0x40004)													
Symbol					INT	TTMR (II	nterrupt	Control	Register	1)				
Bit		[31:24]				[23:22]	[21]	[20]	[19]	[18]	[17]	[16]		
Name	MASK						-	RTCIE	WDTIE	TMC1IE	TMC0IE	TMBIE	TMAIE	
RW	R0W-0						-	RW-0						
Bit	[15:14] [13] [12] [11] [10] [9]			[8]	[7:6]	[5]	[4]	[3]	[2]	[1]	[0]			
	MASK							PTCIE	WOTIE	TMC1IE	TMC0IF	TMBIE	TMAIE	
Name	- RTCIR WDTIR TMC1IR TMC0IR TMBIR TMA				TMAIR	-	KICIF	WDTIF	TIVICTIF	TIVICUIF	LINDIE	IIVIAIF		
RW	R0W-0					-			RW	0-0				

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit15~8 are general registers)

Bit	Name	er, the Bit15~8 are Mask; when reading the register, the Bit15~8 are general registers) Description
Dit	INAME	Real-time clock RTC interrupt enable control
Bit[21]	RTCIE	0 Disable
Dit(Z1)	KIOL	1 Enable
		WDT interrupt enable control
Bit[20]	WDTIE	0 Disable
Dit[20]	VVDIIL	1 Enable
		TMC1 interrupt enable control
Bit[19]	TMC1IE	0 Disable
Dit[10]	TWOTE	1 Enable
		TMC0 interrupt enable control
Bit[18]	TMC0IE	0 Disable
Dit[10]	TWOOLE	1 Enable
		Timer TMB interrupt enable control
Bit[17]	TMBIE	0 Disable
	INIBIL	1 Enable
		Timer TMA interrupt enable control
Bit[16]	TMAIE	0 Disable
Dit[10]	IIVIAIL	1 Enable
		RTC interrupt request
Bit[13]	RTCIR	0 Disable
		1 Enable
	WDTIR	WDT interrupt request
Bit[12]		0 Normal
		1 Enable
		Timer C channel 1 interrupt request
Bit[11]	TMC1IR	0 Normal
' '		1 Enable
		Timer C channel 0 interrupt request
Bit[10]	TMC0IR	0 Normal
		1 Enable
		TMB interrupt request
Bit[9]	TMBIR	0 Normal
		1 Enable
		TMA interrupt request
Bit[8]	TMAIR	0 Normal
		1 Enable
		Real-time clock RTC interrupt flag
Bit[05]	RTCIF	0 Normal
		1 Real-time clock RTC interrupt occurs.
		WDT interrupt flag
Bit[04]	WDTIF	0 Normal
1	""	1 WDT interrupt occurs.



		TMC1 interrupt flag
Bit[03]	TMC1IF	0 Normal
		1 TMC1 interrupt occurs.
		TMC0 interrupt flag
Bit[02]	TMC0IF	0 Normal
		1 TMC0 interrupt occurs
		Timer TMB interrupt flag
Bit[01]	TMBIF	0 Normal
		1 Timer TMB interrupt occurs
		Timer TMA interrupt flag
Bit[00]	TMAIF	0 Normal
		1 Timer TMA interrupt occurs.

7.3.3. Interrupt control register 2

	INT Base Address + 0x08 (0x40008)							
Symbol		INTADC (Interrupt Control Register 2)						
Bit	[31	:24]	[23:17]	[16]				
Name	MASK		Rsv	ADCIE				
RW	R0W-0		R-0	RW-0				
Bit	[15:9]	[8]	[07:01]	[00]				
Name	Rsv ADCIR		Rsv	ADCIF				
RW	R-0		R-0	R-0				

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit 8 is general register.)

Bit	Name	Description					
		ADC converter interrupt enable control					
Bit[16]	Bit[16] ADCIE	0 Disable					
		1 Enable					
		ADC interrupt request					
Bit[08]	ADCIR	0 Normal					
		1 Interrupt					
		ADC converter interrupt flag					
Bit[00]	ADCIF	0 Normal, ADIF is automatically cleared when ADO (0x41108) is read					
		1 ADC converter interrupt occurs.					

7.3.4. Interrupt control register 3

	INT Base Address + 0x0C (0x4000C)							
Symbol			INTLVD	(Interrupt Control Register 3)				
Bit	[31:24]			[23:18]	[17]	[16]		
Name	MASK			Rsv	BOR2IE	LVDIE		
RW	R0W-0			R-0	RW-0	RW-0		
Bit	[15:10]	[09]	[80]	[07:02]	[01]	[00]		
	MASK			Rsv	BOR2IF	LVDIF		
Name	Rsv	BOR2IR	LVDIR	r.SV	DURZIF	LVDIF		
RW	R-0			R-0	RW0-X	RW0-0		

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit 9~8 is general register.)

Bit	Name	Description					
		BOR2 interrupt enable control					
Bit[17]	BOR2IE	0 Disable					
		1 Enable					
Bit[16] LVDIE		ow voltage comparator output (LVDO) interrupt enable control					
Bit[16]	LVDIE	0 Disable					



		1 Enable					
		BOR2 interrupt request					
Bit[09]	BOR2IR	0 Normal					
		1 Interrupt					
		Low voltage comparator output (LVDO) interrupt request					
Bit[08]	LVDIR	0 Normal					
		1 Interrupt					
		BOR2 interrupt flag					
Bit[01]	BOR2IF	0 Normal					
		1 BOR2 occurs interrupt					
		Low voltage comparator output (LVDO) interrupt flag					
Bit[00]	LVDIF	0 Normal					
		1 Low voltage comparator output (LVDO) occurs					

7.3.5. Interrupt control register 4

	INT Base Address + 0x10 (0x40010)									
Symbol		INTPT1 (Interrupt Control Register 4)								
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]							
Name	MASK	PT17IE	PT17IE PT16IE PT15IE PT14IE PT13IE PT12IE PT11IE PT10I							
RW	R0W-0		RW-0							
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
	MASK									
Name	PT1#IR	PT17IF	PT16IF	PT15IF	PT14IF	PT13IF	PT12IF	PT11IF	PT10IF	
RW	R-0	RW0-0								

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit15~8 are general registers.)

Bit	Name	Description					
		PT17IE external interrupt enable control					
Bit[23]	PT17IE	0 Disable					
		1 Enable					
		PT16IE external interrupt enable control					
Bit[22]	PT16IE	0 Disable					
		1 Enable					
		PT15IE external interrupt enable control					
Bit[21]	PT15IE	0 Disable					
		1 Enable					
		PT14IE external interrupt enable control					
Bit[20]	PT14IE	0 Disable					
		1 Enable					
		PT13IE external interrupt enable control					
Bit[19]	PT13IE	0 Disable					
		1 Enable					
		PT12IE external interrupt enable control					
Bit[18]	PT12IE	0 Disable					
		1 Enable					
		PT11IE external interrupt enable control					
Bit[17]	PT11IE	0 Disable					
		1 Enable					
		PT10IE external interrupt enable control					
Bit[16]	PT10IE	0 Disable					
		1 Enable					
		PT1 interrupt request, the # represent 0~7					
Bit[15:8]	PT1#IR	0 Normal					
		1 interrupt					



		DT47 as to me all into me cut floor					
		PT17 external interrupt flag					
Bit[07]	PT17IF	0 Normal					
		1 PT17 external interrupt occurs					
		PT16 external interrupt flag					
Bit[06]	PT16IF	0 Normal					
		1 PT16 external interrupt occurs					
		PT15 external interrupt flag					
Bit[05]	PT15IF	0 Normal					
		1 PT15 external interrupt occurs					
		PT14 external interrupt flag					
Bit[04]	PT14IF	0 Normal					
		1 PT14 external interrupt occurs					
		PT13 external interrupt flag					
Bit[03]	PT13IF	0 Normal					
		1 PT13 external interrupt occurs					
		PT12 external interrupt flag					
Bit[02]	PT12IF	0 Normal					
		1 PT12 external interrupt occurs					
		PT11 external interrupt flag					
Bit[01]	PT11IF	0 Normal					
		1 PT11 external interrupt occurs					
		PT10 external interrupt flag					
Bit[00]	PT10IF	0 Normal					
		1 PT10 external interrupt occurs					

7.3.6. Interrupt control register 5

	INT Base Address + 0x14 (0x40014)									
Symbol		INTPT2 (Interrupt Control Register 5)								
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]							
Name	MASK	PT27IE	PT27IE PT26IE PT25IE PT24IE PT23IE PT22IE PT21IE PT20IE							
RW	R0W-0		RW-0							
Bit	[15:08]	[7]	[7] [6] [5] [4] [3] [2] [1] [0]							
	MASK									
Name	PT2#IR	PT27IF	PT26IF	PT25IF	PT24IF	PT23IF	PT22IF	PT21IF	PT20IF	
RW	R0W-0	RW0-0								

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit15~8 are general registers.)

Name	Description						
	PT27 external interrupt enable control						
PT27IE	0 Disable						
	1 Enable						
	PT26 external interrupt enable control						
PT26IE	0 Disable						
	1 Enable						
PT25IE	PT25 external interrupt enable control						
	0 Disable						
	1 Enable						
	PT24 external interrupt enable control						
PT24IE	0 Disable						
	1 Enable						
	PT23 external interrupt enable control						
PT23IE	0 Disable						
	1 Enable						
DT22IE	PT22 external interrupt enable control						
FIZZIE	0 Disable						
	PT27IE PT26IE PT25IE PT24IE						

HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



1 Enable PT21 external interrupt enable control Disable 1 Enable PT20 external interrupt enable control Disable 1 Enable PT20 O Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable PT2 interrupt request, the # represent 0~7 Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable Disable D			
Bit[17]			1 Enable
Bit[16] PT20IE PT20 external interrupt enable control			
PT20 External interrupt enable control	Bit[17]	PT21IE	2 2007
Bit[16]			
1			
PT2 interrupt request, the # represent 0-7	Bit[16]	PT20IE	
Bit[15:8] PT2#IR 0 Normal 1 interrupt			
1 interrupt			
Bit[07]	Bit[15:8]	PT2#IR	
Bit[07]			
Bit[06] PT26 F PT26 E PT25 E PT24 E PT26 E PT24 E PT25 E			
Bit[06]	Bit[07]	PT27IF	
Bit[06]			
PT25 external interrupt occurs		PT26IF	
Bit[05]	Bit[06]		
Bit[05]			
Bit[04] PT24 F PT24 F PT24 F PT24 F external interrupt flag			
Bit[04] PT24IF O Normal 1 PT24 external interrupt occurs PT23 external interrupt flag PT23IF O Normal 1 PT23 external interrupt occurs PT23 external interrupt occurs PT22 external interrupt flag PT22IF O Normal 1 PT22 external interrupt occurs PT21 external interrupt flag PT21IF O Normal 1 PT21 external interrupt occurs PT21 external interrupt occurs PT21 external interrupt occurs PT21 external interrupt occurs PT20 external interrupt occurs PT20 external interrupt flag PT20IF O Normal O Normal PT20IF O Normal O O O O O O O O O	Bit[05]	PT25IF	
Bit[04] PT24IF 0 Normal 1 PT24 external interrupt occurs PT23 external interrupt flag PT23IF 0 Normal 1 PT23 external interrupt occurs PT22 external interrupt occurs PT22 external interrupt flag PT22IF 0 Normal 1 PT22 external interrupt occurs PT21 external interrupt flag PT21IF 0 Normal 1 PT21 external interrupt occurs PT21 external interrupt occurs PT20 external interrupt flag PT20IF O Normal PT20IF O Normal PT20IF O Normal O O Normal O			
Total Procurs			
Bit[03]	Bit[04]	PT24IF	
Bit[03] PT23IF 0 Normal 1 PT23 external interrupt occurs PT22 external interrupt flag Bit[02] PT22IF 0 Normal 1 PT22 external interrupt occurs PT21 external interrupt flag Bit[01] PT21IF 0 Normal 1 PT21 external interrupt occurs PT20 external interrupt flag Bit[00] PT20IF 0 Normal			
Total external interrupt occurs			
Bit[02]	Bit[03]	PT23IF	-
Bit[02] PT22IF 0 Normal 1 PT22 external interrupt occurs PT21 external interrupt flag 0 Normal 1 PT21 external interrupt occurs PT20 external interrupt flag Bit[00] PT20IF 0 Normal			
1 PT22 external interrupt occurs			
Bit[01] PT21 External interrupt flag	Bit[02]	PT22IF	
Bit[01] PT21IF 0 Normal 1 PT21 external interrupt occurs PT20 external interrupt flag Bit[00] PT20IF 0 Normal			
1 PT21 external interrupt occurs PT20 external interrupt flag Bit[00] PT20IF 0 Normal			
Bit[00] PT20IF 0 Normal	Bit[01]	PT21IF	
Bit[00] PT20IF 0 Normal			
1.1			
1 PT20 external interrupt occurs	Bit[00]	PT20IF	
			1 PT20 external interrupt occurs



7.3.7. Interrupt control register 6

	INT Base Address + 0x18 (0x40018)									
Symbol		INTUART2 (Interrupt Control Register 6)								
Bit		[31:	24]		[23:20]	[19]	[18]	[17:16]		
Name		MA	SK		-	U2TxIE	U2RxIE	-		
RW		R0V	V-0		-	RV	-			
Bit	[15:12] [11] [10] [9:8]			[9:8]	[7:4]	[3]	[2]	[1:0]		
		MA	SK			U2TxIF	U2RxIF			
Name	- U2TxIR U2RxIR -				-	UZIXIF	UZKXIF	-		
RW		R-	-0		-	RV				

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit11~10 are general registers.)

registers.)							
Bit	Name	Description					
		UART2 transmits (TX) interrupt enable control.					
Bit[19]	U2TxIE	0 Disable					
		1 Enable					
		UART2 receives (RX) interrupt enable control.					
Bit[18]	U2RxIE	0 Disable					
		1 Enable					
	U2TxIR	UART Tx interrupt request					
Bit[11]		0 Normal					
		1 Interrupt					
		UART Rx interrupt request					
Bit[10]	U2RxIR	0 Normal					
		1 Interrupt					
		UART transmits (TX) interrupt flag (level-trigger).					
Bit[03]	U2TxIF	0 Normal					
		1 UART transmission (TX) interrupt occurs.					
		UART receives (RX) interrupt flag (level-trigger).					
Bit[02]	U2RxIF	0 Normal					
		1 UART reception (RX) interrupt occurs.					



7.3.8. Interrupt control register 7

	INT Base Address + 0x1C (0x4001C)								
Symbol		INTTMB2 (Interrupt Control Register 7)							
Bit		[31:24]		[23:18]	[17]	[16]			
Name		MASK		-	TMB2IE	-			
RW		R0W-0		-	RW-0	-			
Bit	[15:10]	[15:10] [9] [8]			[1]	[0]			
		MASK			TMB2IF				
Name	- TMB2IR -			_	I IVIDZIF	-			
RW		R-0		-	RW-0				

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit9 is general register.)

Bit	Name	Description					
		mer B2 interrupt enable control					
Bit[17]	TMB2IE	Disable					
		Enable					
		imer B2 interrupt request					
Bit[9]	TMB2IR	Normal					
		Interrupt					
		Timer B2 interrupt flag (level-trigger)					
Bit[1]	TMB2IF	Normal					
		TMB2 transmission interrupt occurs.					

7.3.9. Interrupt control register 8

	INT Base Address + 0x20 (0x40020)									
Symbol		INTPT3 (Interrupt Control Register 8)								
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]							
Name	MASK	PT37IE	PT36IE	PT35IE	PT34IE	PT33IE	PT32IE	PT31IE	PT30IE	
RW	R0W-0		RW-0							
Bit	[15:08]	[7]	[7] [6] [5] [4] [3] [2] [1] [0]							
	MASK									
Name	PT3#IR	PT37IF	PT36IF	PT35IF	PT34IF	PT33IF	PT32IF	PT31IF	PT30IF	
RW	R0W-0	RW0-0								

(When writing the register, the Bit15~8 are Mask; when reading the register, the Bit15~8 are general registers.)

Name	Description					
	PT37 external interrupt enable control					
PT37IE	0 Disable					
	1 Enable					
	PT36 external interrupt enable control					
PT36IE	0 Disable					
	1 Enable					
	PT35 external interrupt enable control					
PT35IE	0 Disable					
	1 Enable					
PT34IE	PT34 external interrupt enable control					
	0 Disable					
	1 Enable					
	PT33 external interrupt enable control					
PT33IE	0 Disable					
	1 Enable					
	PT32 external interrupt enable control					
PT32IE	0 Disable					
	1 Enable					
PT31IE	PT31 external interrupt enable control					
	PT37IE PT36IE PT35IE PT34IE PT33IE PT32IE					

HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



		0 Disable
		0 Disable
		1 Enable
D:4[4.C]	DTOOLE	PT30 external interrupt enable control
Bit[16]	PT30IE	0 Disable
		1 Enable
D://4 E 01	DT0//ID	PT3 interrupt request, the # represent 0~7
Bit[15:8]	PT3#IR	0 Normal
		1 interrupt
D::ro=1	DT0-15	PT37 external interrupt flag
Bit[07]	PT37IF	0 Normal
		1 PT37 external interrupt occurs
		PT36 external interrupt flag
Bit[06]	PT36IF	0 Normal
		1 PT36 external interrupt occurs
		PT35 external interrupt flag
Bit[05]	PT35IF	0 Normal
		1 PT35 external interrupt occurs
		PT34 external interrupt flag
Bit[04]	PT34IF	0 Normal
		1 PT34 external interrupt occurs
		PT33 external interrupt flag
Bit[03]	PT33IF	0 Normal
		1 PT33 external interrupt occurs
		PT32 external interrupt flag
Bit[02]	PT32IF	0 Normal
		1 PT32 external interrupt occurs
		PT31 external interrupt flag
Bit[01]	PT31IF	0 Normal
		1 PT31 external interrupt occurs
		PT30 external interrupt flag
Bit[00]	PT30IF	0 Normal
		1 PT30 external interrupt occurs



8. WATCH DOG TIMER (WDT)

8.1. Overall description

The watch dog timer (WDT) is, as the name implies, the watcher of the chip, and its main function is to generate the wake-up event or execute basic reset function after the chip crashes accidentally.

The WDT overflows and then generate the reset signal to reset the chip.

The WDT can be cleared by using software.

Sleep mode:

The WDT is disabled, and cannot work.

Idle mode:

The WDT overflows and then generate the interrupt event to wake up the chip.




FIG. 8-1 WDT block diagram

8.1.1. WDT operating instruction

Setting the frequency divider WDTP 0x40108 [2:0] can determine the operating frequency and the overflow value of the WDT. After the WDT overflows, the WDT reset signal or interrupt event can be generated. The control bit WDNMI 0x40108[6] determines the reset signal or the interrupt request signal will be generated after the WDT overflows; if 0 is written in the bit, the WDT will generate the interrupt request signal. Please refer to the chapter about the interrupt control chapter for more information about the interrupt mode. The WDT can start up only when the chip is in operation; the WDT can start up by setting the control bit ENWDT 0x40108 [4] as <1>. It is necessary to enable the global interrupt control bit GIE before enabling the interrupt function.

The operating frequency source of the WDT is LSRC; therefore, the calculation of the theoretical values of the operating frequency and the overflow value of the WDT is as follows:

WDT= LSRC /256 /WDTP[2:0] (Equation 8-1)

LSRC is the frequency of the internal low-speed RC oscillator; and WDTP is the frequency divider; Assuming that LSRC=33.9 KHz and WDTP=32768, the operating frequency of the WDT is: 33900Hz/256/WDT_PS (32768) =0.00404Hz



8.2. Register address

SoC Register Address	31	16	15	8	7	0
SoC Base Address + 0x08(0x40108)	WD	TO0	MA:	SK0	RE	G0

8.3. Register function

8.3.1. WDT register

	SoC Base Address + 0x08 (0x40108)													
Symbol		WDTCR (WDT Control Register)												
Bit		[31:16]												
Name		WDTO												
RW				F	₹-0									
Bit	[15]	[14:8]	[7]	[6]	[5]	[4]	[3]	[2:0]						
Name	-	- Mask - WDNMI CLRWDT ENWDT - WDTP												
RW	-	- R0W-0 - RW1-0 RW1-0 - RW-7												

Bit	Name	Description
		counter register of WDT
Bit[31:16]	WDTO	0 Set 0
		1 Set 1
		WDT interrupt operating mode selection
Bit[06]	WDNMI	0 Timer mode
Dit[00]	VVDIVIII	Reset Mode (As long as the Reset Mode is set,
		the Timer Mode cannot be switched)
		WDT reset control
Bit[05]	CLRWDT	0 Disable
		1 Enable
		WDT enable control
Bit[04]	ENWDT	0 Disable
		1 Enable(As long as the setting is on, it will not turn off)
		WDT overflow value configuration
		000 0: WCLK / 2
		001 1: WCLK / 8
		010 2: WCLK / 32
Bit[2:0]	WDTP	011 3: WCLK / 128
		100 4: WCLK / 512
		101 5: WCLK / 2048
	H	110 6: WCLK / 8192
		111 7 : WCLK / 32768

Note: After WDT Reset, the PC counter will jump to 0x80000 ROM area. It is no executing register initialization

BOR Reset: H.W. IP & register initialization -> Jump to 0x80000 ROM area

WDT Reset: Jump to 0x80000 ROM area.



9. TIMER A

9.1. Overall description

Timer A is a 16-bit up counter and can be operated in active mode, idle mode, and wait mode. It can be used to generate different output frequencies.

Main features:

Up counter

16-stage overflow values are available to be selected.

Overflow generates an interrupt event.

The values of the counter can be read.

Initial configuration of Timer A (TMA):

TMA is a 16-bit up counter. Its input clock source is the TACK and it will perform the counting according to each rising edge of the TACK and the frequency of the input clock source is controlled by the clock system management module. The function of the TMA can be enabled or disabled by setting the control bit ENTA 0x40C00 [5] as 1 or 0.

The overflow value of the TMA can be adjusted by the frequency divider TAS 0x40C00 [3:0]; the user can change the overflow value by modifying the value of the frequency divider TAS to generate the counting values with different frequencies. The control bit TACLR 0x40C00[4] is set as 1 but the TMA is reset and the counter register becomes 0; after the counter register is cleared, the control bit TACLR will automatically become 0.

After the TMA overflows, the interrupt request will be generated and the TMA interrupt flag TMAIF 0x40004[0] will be set as <1>; if the TMA interrupt function is enabled and the global interrupt control bit is set as `, the chip will enter the TMA interrupt service event in response to the TMA interrupt request. The TMA interrupt request can be cancelled by clearing the TMA interrupt flag; in this way, the chip will not reply the TMA interrupt. Note, TMAIF although interrupt flag may be set to <0>, but TMA after counting overflows, as it will interrupt occurs, the interrupt flag TMAIF this time or will automatically be set to <1> Under the IDLE mode, the TMA interrupt can be used to wake up the chip. Under the SLEEP mode, the TMA interrupt is not available.

The TMA has a 16-stage frequency dividing configuration, which allows the TMA to have a wide counting range;

The calculation of the overflow value of the TMA is as follows:

TAR[15:0]=1/(TACK/32/TAS[3:0]) (Equation 9-1)

The TACK is the input clock source of the TMA and the TAS [3:0] is the frequency dividing value; Assuming the TMA selects the LS_CK, and the LS_CK is from the LPO; then TACK=35 KHz, TAS [3:0] =1001B=/1024 and the theoretical value of the overflow value of the Timer A:35000Hz/32/TAS (1024)=35000Hz/32/1024=1.068Hz






FIG. 9-1 Timer A block diagram



9.2. Register address

TMA Register Address	31	24	23	16	15	8	7	0
TMA Base Address + 0x00(0x40C00)	TM	AR1	TM	AR0	MA:	SK0	RE	G0

9.3. Register function

9.3.1. Timer A register

	TMA Ba	se Address	+ 0X00 (0X40C	(00)									
Symbol	TMACR(TMA Control Register)												
Bit			[31:16]										
Name		TMAR											
RW			R-0										
Bit	[15:8]	[07:06]	[05]	[04]	[03:00]								
Name	MASK												
RW	R0W-0 - RW-0 RW-0XF												

Bit	Name		Description
			Counter counting value
Bit[31-16]	TMAR		:16] are the counting values of the 16-bit Timer A,
			output value can be MSB to LSB.
			the Timer A
Bit[5]	ENTA	0	Disable
		1	Enable
			ne counting value of the Timer A
Bit[4]	TACLR	0	Normal
		1	Clear (After the bit is cleared, the bit will automatically become 0).
		Timer A	frequency divider configuration
		0000	Timer A clock/2
		0001	Timer A clock/4
		0010	Timer A clock/8
		0011	Timer A clock/16
		0100	Timer A clock/32
		0101	Timer A clock/64
		0110	Timer A clock/128
Bit[3~0]	TMAS	0111	Timer A clock/256
		1000	Timer A clock/512
		1001	Timer A clock/1024
		1010	Timer A clock/2048
		1011	Timer A clock/4096
		1100	Timer A clock/8192
		1101	Timer A clock/16384
		1110	Timer A clock/32768
		1111	Timer A clock/65536



10. TIMER B

10.1. Overall description

The Timer B is a 16-bit counter, which can be used to perform time counting, time controlling, clock generating and time delaying, etc. It will generate the interrupt signal when the counting flow takes place, and the program can read the current counting value of the TMB; besides, the TMB can be also used to generate the waveform of the PWM. It can be operated under the Active mode, idle mode and the Wait mode.

- The 16-bit counter register of the Timer B can be separated into two independent 8-bit counter registers; thus, the TMB has four counting methods:
- 16-bit up counting method, which can generate the interrupt signal;
- 16-bit counting method; it will increase to the overflow value and then decrease to 0, which can generate the interrupt signal;
- Two independent 8-bit up counting methods; the low 8-bit counter overflows and then the high 8-bit counter is automatically added by 1, which can generate the interrupt signal;

Moreover, the TMB has three counter overflow controller: TBC0, TBC1 and TBC2. TMB can also serve as the PWM waveform generator, which can provide two PWM waveforms PWM0/PWM1; and each has multiple operation modes and can satisfy different PWM output requirements; the operation modes are as follows:

PWMA /PWMB /PWMC /PWMD /PWME /PWMF /PWMG




FIG. 10-1 Timer B block diagram



10.1.1. Timer mode

The Timer B is a 16-bit up counter, which can be used to generate the PWM waveforms. It can be used to perform the time counting, time controlling, clock generating, etc., and can generate the interrupt signal when the counter overflow takes place. The TMB can be operated under the Operation mode, idle mode and the Wait mode.

It has four different counting methods, and can generate the counting values with different frequencies:

- (1)16-bit up counting method, which can generate the interrupt signal.
- (2)16-bit counting method; it will increase to the overflow value and then decrease to 0, which can generate the interrupt signal.
- (3)Two independent 8-bit up counting methods; the maximum count value 0xFF, can generate an interrupt signal.
- (4) The low 8-bit counter overflows and then the high 8-bit counter are automatically added by 1, which can generate the interrupt signal.

It has three different counting-trigger signal sources, which can be applied to count different events:

- (1)Continuous counting method is always enabled;
- (2) The Timer C outputs (CPI1) high-potential trigger.

The operating clock source of the TMB is HS_CK or LS_CK, which will pass through the frequency divider to generate the frequency source TBCLK to provide the operating frequency for the TMB. It provides the setting frequency divider TBCD 0x40308 [5:4], which can set different counting cycles for the TMB. The clock source of the TMB can be set at the clock system control module.

TMBR: 16-bit timer/counter registers

The TMBR is a 16-bit timer/counter register, which can be separated into two independent 8-bit timer/counter registers in order to satisfy the four different counting methods of the TMB. The TMBR will crease or decrease at each rising edge of the TBCLK; under different counting methods, the TMBR will increase or decrease according to different conditions. TMBR can be automatically cleared by setting the control bit TBRST [1] as <1> and the control bit TBRST will automatically become 0 after the TMBR is cleared. The program can also read the current counting value of the TMBR for other purposes.

The TBEN is the enable control signal of the TMB. If the bit is set as 1, the counting function of the TMB will be enabled; if the bit is set as 0, the counting function of the TMB will be disabled.

The TBEBS [1:0] is the counting-trigger signal source controller; the controller can provide four different counting-trigger signal sources.

TBM [3:2] is the counting method controller of the TMB; the controller can provide four different counting methods.

TMB as the timing counter operation initialization settings:

- (1) Select the clock source is HS_CK TMB work or LS_CK (control bit TBCKS 0x40308 [7:6]), and do clock divider set and open source movement
- (2) Select the count mode, set the register control bits TBM 0x40C04 [3: 2]
- (3) Select the trigger count source, set the control bit register TBEBS 0x40C04 [1: 0], as the timer can be set to <00>, which is always enabled, continuous counting;
- (4) Set the timer count overflow value, setting register control bits TBC0 0x40C0C [15: 0];
- (5) Set the register 0x40C04 [4] = 1, i.e. control bit TBRST set <1>, clearing the count register;
- (6) Set register 0x40C04 [5] = 1, i.e. control bit TBEN is set to <1>, enable TMB.
- (7) TMB start counting after TMB count overflows, it will generate an interrupt request, TMB interrupt flag register TMBIF 0X40004 [1] is set to <1>, if open TMB interrupt function, that register control bits TMBIE0X40004 [17] is set to <1>, and the global interrupt control bit (GIE) has been set to <1>, the chip will be in response to an interrupt request to enter TMB TMB interrupt service events. TMB interrupt flag is cleared, an interrupt request to cancel the TMB, when they do not respond to the wafer TMB interruption.
- (8) Note, TMBIF although interrupt flag may be set to <0>, but TMB after the count overflows, as it will interrupt occurs, the interrupt flag TMBIF this time or will automatically be set to <1>. In standby mode, TMB interrupt can be used to wake up. In sleep mode, TMB interrupts unavailable.

The calculation of the theoretical overflow value of the Timer B:

T = TBC0*1 / TBCLK; TBCLK=HS CK (or LS CK) / TBCD; (Equation 10-1)

Then

T=TBC0*TBCD / HS CK (or LS CK); (Equation 10-2)



The TMB has four different counting methods, and different counting method have different overflow conditions, which will be specified later.

TMB counting method 0

When register TBM 0x40C04 [3:2] =00b, the register control bit TMBR 0x40C08 [15:0] serves as a 16-bit up counter. Under the mode, the TMBR will be automatically added by 1 at each rising edge of the TBCLK; if the counting value of the TMBR is higher than Register control bits 0x40C0C TBC0 [15: 0], the TMBR will become 0 at the next rising edge and the timer interrupt flag TBCLK is set as <1>;(as 0X40004[1] =1) if the interrupt function of the TMB and the global interrupt function are enabled, the chip will reply the TMB interrupt. Then, the TMBR will restart the up counting. The schematic view of the counting waveform of the mode is as shown in the follow figure.

The counting cycle calculation method of the TMB under the mode: T=TBC0*TBCD / HS_CK (or LS_CK)




FIG. 10-2 Schematic view of counting waveform of counting method 0

TMB counting method 1

When TBM 0x40C04 [3:2] =01b, the TMB will perform incremental counting and then perform decrement counting; the TMBR is a 16-bit counter. After enabled, the TMB will perform incremental counting, and the TMBR will automatically be added 1 at each rising edge of the TBCLK. When the TMBR is equal to TBC0, the TMBR will be changed to downward mode, but the interrupt flag TMBIF is still 0; at the next rising edge of the TBCLK, the TMBR will be changed to perform decrement counting; the interrupt request will take place until the TMBR is decreased to 0 and the interrupt flag TMBIF is set as <1>, and then the TMBR will start to perform incremental counting at the next rising edge of the TBCLK. The above process will be kept repeating. The schematic view of the counting waveform of the mode is as shown in the following figure.

In the mode, the calculation method of the counting cycle of the TMB is: $T=2*TBC0*TBCD / HS_CK$ (or LS_CK)






FIG. 10-3 Schematic view of counting waveform of counting method 1

TMB counting method 2

When TBM 0x40C04 [3:2] =10b, the TMB will perform incremental counting, but the TMBR is separated into two independent 8-bit counters: TMBR [15:8] and TMBR [7:0]. Besides, the two independent 8-bit counters perform incremental counting at the same time. The overflow value of the TMBR [15:8] is controlled by the TBC0 [15:8] and the overflow value of the TMBR [7:0] is controlled by TBC0 [7:0]. The two counters will be automatically added by 1 at each rising edge of the TBCLK. If the TMBR [15:8] is equal to the TBC0 [15:8], the TMBR [15:8] will become 0 at the next rising edge of the TBCLK but the interrupt flag TMBIF is still 0; if the TMBR [7:0] is equal to TBC0 [7:0], TMBR [7:0] will become 0 at the next rising edge of the TBCLK and the interrupt flag TMBIF will be set as <1>. At this time, if the TMB interrupt function and the global interrupt enable function are enabled, the chip will reply to the TMB interrupt. Under the mode, the interrupt request is controlled by the counter TMBR [7:0]; therefore, during the mode, please pay attention to set the value of the TBC0 [7:0] in order to control the TMB interrupt vector. The schematic view of the counting waveform of the mode is as shown in the following figure.

In the mode, the calculation method of the counting cycle of the interrupt method of the mode is: T=TBC0 [7:0]*TBCD / HS CK (or LS CK);






FIG. 10-4 Schematic view of counting waveform of counting method 2

TMB counting method 3

When TBM 0x40C04 [3:2] =11b, the TMB will perform incremental counting, and the TMBR is separated into two counters: TMBR [15:8] and TMBR [7:0]; and both of them are under incremental counting mode. The overflow value of the TMBR [7:0] is controlled by the TBC0 [7:0] and the overflow value of the TMBR [7:0] is controlled by TBC0 [7:0]. TMBR [7:0] will be automatically added by 1 at each rising edge of the TBCLK; if the TMBR [7:0] is equal to the TBC0 [7:0], the TMBR will become 0 at the next rising edge of the TBCLK; besides the TMBIF will become 1 and the TMBR [15:8] will be automatically added by 1. At this time, if the TMB interrupt function and the global interrupt enable function are enabled, the chip will reply to the TMB interrupt. The schematic view of the counting waveform of the mode is as shown in the following figure.

In the mode, the calculation method of the counting cycle of the interrupt method of the mode is: T=TBC0 [7:0]*TBCD / HS_CK (or LS_CK);






FIG. 10-5 Schematic view of counting waveform of counting method 3



10.1.2. PWM function mode

When the timer B works under the PWM mode, the combinations of the different counting methods and different PWM mode selectors can generate different PWM waveforms. The chip has only two PWMs: PWM0/PWM1, which can be simply considered two PWM waveform generators; the combinations of the different counting methods and different PWM operating modes can generate many kinds of PWM waveforms. The chip provides many output pins for the output of the PWM, and each PWM waveform generator is corresponding to 8 output IO ports; therefore, the usage and output of the PWM is very flexible. However, the TMB is necessary for the function; that is to say, the TMB should be enabled to set the counting cycle of the TMB.

Each of the PWM waveform generators (PWM0/PWM1) has many operating modes: PWMA, PWMB, PWMC, PWMD, PWME, PWMF and PWMG. The operating modes of the PWM0 and PWM1 can be changed by setting the control bits O0MD 0x40C04 [18:16] and 0x40C04 [22:20]. The phase of the output waveform of the PWM can be changed by setting the control bits O1PMR 0x40C04 [23] and O0PMR 0x40C04 [19]. The user can check the current operating mode of the PWM 0x40C08 [21:16] via the PWM operating mode flag register; if the flag is 1, it means the operating mode is enabled. The TBC1 0x40C10 [15:0]/TBC2 0x40C10 [31:16] are the duty cycle controller of the PWM0/PWM1 respectively; the duty cycles of the PWMs can be changed by setting the values of the TBC1/TBC2.

The chip provides 4 output IOs for each PWM, and the corresponding pins are distributed over the PT2; the selection and enablement of the output pins of the PWM1 and PWM0 are controlled by the controllers PTPW 0x40840[4:2], PTPW1E 0x40840[1] and PTTPW0E 0x40840[0]. The output and disablement of the PWMs can be controlled by the enablement and disablement of the output pins of the PWMs. If the user wants to completely disable the PWMs, it is necessary to disable the output pins of the TMB and the PWMs.

PWM initialize operation description:

- (1) Select the operating mode and PWM duty cycle, the output waveform phase, namely setting register 0x40C04 control bit O0MD / O0PMR, O1MD / O1PMR, write timer counter overflow value to register 0x40C10 control bit TBC1 / TBC2.
- (2) The IO control output enable and off, can control the PWM output on and off, if you want to completely shut down PWM, you must shut down TMB.
- (3) By the control bit register 0x40840 PTPW, PTPW1E, PTPW0E control PWM1, select PWM0 output pin and open.
- (4) Select the clock source is HS_CK TMB work or LS_CK (control bit TBCKS 0x40308 [7:6]), and do clock divider set and open source movement.
- (5) Select the count mode, set the register control bits TBM 0x40C04 [3: 2].
- Select the trigger count source, set the control bit register TBEBS 0x40C04 [1: 0], as the timer can be set to 00b, that is always enabled, continuous counting.
- (7) Set the timer count overflow value, setting register control bits TBC0 0x40C0C [15: 0].
- (8) Set the register 0x40C04 [4] = 1, i.e. control bit TBRST set <1>, the count register is cleared.
- (9) Set register 0x40C04 [5] = 1, namely TBEN control bit is set to <1>, enable TMB.

The waveform of the PWM is generated by the combination of the TMBR, TBC0, TBC1 and TBC2; and there are 7 kinds of operating modes; thus, the operating conditions of the operating modes are different from each other. The 7 operating modes will be respectively specified later. The usage conditions and the controls of the two independent PWMs: PWMO0 and PWMO1; therefore, they will not be specified separately.



PWMA mode

The PWMA mode is a 16-bit PWM; the counting value of the TMBR is compared with the TBC1 and the waveform period of the PWM is controlled by the TBC0.

PWM output state controlled conditions:

PWM = 1, when TMBR [15:0] >= TBC1 [15:0]; PWM = 0, when TMBR [15:0] < TBC1 [15:0];

PWM period:

PWM Period = TMBR[15:0]*TBCD / HS_CK(or LS_CK);

PWMA frequency and duty cycle formula:

$$PWMA Frequency = \frac{TBCK}{TBC0[15:0]+1}$$

$$PWMA Duty Cycle = \frac{(TBC0[15:0]+1) - TBC1[15:0]}{TBC0[15:0]+1}$$




FIG.10-6 Waveform schematic view and counting waveform schematic view of PWM mode A



PWMB mode

The PWMB mode is a 16-bit PWM; the counting value of the TMBR is compared with the TBC2 and the waveform period of the PWM is controlled by the TBC0.

PWM output state controlled conditions:

PWM = 1, when TMBR [15:0] >= TBC2 [15:0]; PWM = 0, when TMBR [15:0] < TBC2 [15:0];

PWM period:

PWM Period = TMBR [15:0]*TBCD / HS_CK (or LS_CK);

PWMB frequency and duty cycle formula:

PWMB Frequency =
$$\frac{\text{TBCK}}{\text{TBC0[15:0]+1}}$$
PWMB Duty Cycle =
$$\frac{(\text{TBC0[15:0]+1}) - \text{TBC2[15:0]}}{\text{TBC0[15:0]+1}}$$

TBC0[15:0]+1




FIG.10-7 Waveform schematic view and counting waveform schematic view of PWM mode B



PWMC mode

The PWMC mode is an 8-bit PWM; the counting value of the TMBR is compared with the TBC1 [7:0] and many PWM waveforms appear within the period of the TBC0.

PWM output status control conditions:

PWM = 1, when TMBR [7:0] >= TBC1 [7:0].

PWM = 0, when TMBR [7:0] < TBC1 [7:0].

PWM period:

PWM Period = TMBR [7:0]*TBCD / HS_CK (or LS_CK);

PWMC frequency and duty cycle formula:

PWMC Frequency =
$$\frac{\text{TBCK}}{\text{TBC0}[7:0]+1}$$

PWMC Duty Cycle =
$$\frac{(TBC0[7:0]+1) - TBC1[7:0]}{TBC0[7:0]+1}$$




FIG.10-8 Waveform schematic view and counting waveform schematic view of PWM mode C



PWMD mode

The PWMD mode is an 8-bit PWM; the counting value of the TMBR is compared with the TBC2 [7:0] and many PWM waveforms appear within the period of the TBC0.

PWM output status control conditions:

PWM = 1, when TMBR [15:8] >= TBC2 [7:0];

PWM = 0, when TMBR [15:8] < TBC2 [7:0];

PWM period:

PWM Period = TMBR [15:8]*TBCD / HS_CK (or LS_CK);

PWMD frequency and duty cycle formula:

PWMD Frequency =
$$\frac{\text{TBCK}}{\text{TBC0[15:8]+1}}$$

PWMD Duty Cycle =
$$\frac{(TBC0[15:8]+1) - TBC2[7:0]}{TBC0[15:8]+1}$$




FIG.10-9 Waveform schematic view and counting waveform schematic view of PWM mode D



PWME waveform (8+8-bit PWM)

Set the TMB counter as the 8+8-bit mode and select the PWME as the output waveform of the PWM; then the 8+8bit PWM output is acquired.

The 8+8-bit PWM is composed of the control registers TMBR[7:0], TMBR[15:8], TBC0[7:0], TBC1[7:0] and TBC2[7:0], etc., and the internal digital circuits, where the TMBR[7:0] is the accumulating counter, the TBC0[7:0] is the PWM frequency controller and when the counting of the TMBR[7:0] reaches the TBC0[7:0], the TMBR[15:8] will be added by 1; the TBC1[7:0] is the PWM duty cycle controller and the TBC2[7:0] is 8+8-bit PWM duty cycle adjuster.

(XThe following waveform description is under the conditions that the O1PMR or O0PMR is set as <0> and outputs inversely)

The configuration and description of the 8+8-bit PWM duty cycle adjuster TBC2 [7:0] are as shown in the follow table.

Configuration				TB	C2[7:0]		
Weighted quantity	01h	02h	04h	08h	10h	20h	40h	80h
PWM duty cycle fine adjustment	1/2	1/4	1/8	1/16	1/32	1/64	1/128	1/256
Description	TMB overflows 2 times; 1 is N+1, and 1 is N	TMB overflows 4 times; 3 are N, and 1 is N+1	TMB overflows 8 times; 7 are N, and 1 is N+1	TMB overflows 16 times; 15 are N, and 1 is N+1	TMB overflows 32 times; 31 are N, and 1 is N+1	TMB overflows 64 times; 63 are N, and 1 is N+1	TMB overflows 128 times; 127 are N, and 1 is N+11	TMB overflows 256 times; 255 are N, and 1 is N+1

Table 10-1 Configuration table of duty cycle adjuster

- ◆ The description of the duty cycle adjuster TBC2[7:0], where N is the width of the duty cycle (PS: N = TBC1 [7:0])
 - Basic type
 - Set the TBC2[7:0] as 01h, which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 2 output periods as one set, where one outputs N and then the other one outputs N+1.
 - Set the TBC2[7:0] as 02h, which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 4 output periods as one set, where 3 of them continuously outputs N and the last one outputs N+1
 - Set the TBC2[7:0] as 04h, which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 8 output periods as one set, where 7 of them continuously outputs N and the last one outputs N+1.
 - Set the TBC2[7:0] as 08h, which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 16 output periods as one set, where 15 of them continuously outputs N and the last one outputs N+1
 - Set the TBC2[7:0] as 10h, which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 32 output periods as one set, where 31 of them continuously outputs N and the last one outputs N+1
 - Set the TBC2[7:0] as 20h, which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 64 output periods as one set, where 63 of them continuously outputs N and the last one outputs N+1
 - Set the TBC2[7:0] as 40h, which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 128 output periods as one set, where 127 of them continuously outputs N and the last one outputs N+1
 - Set the TBC2[7:0] as 80h, which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 256 output periods as one set, where 255 of them continuously outputs N and the last one outputs N+1
 - Logic calculation OR superposition type



(Only

 $1/2+1/4,1/2+1/8,\sim,1/2+1/4+1/8+1/16+1/32+1/64+1/128,1/2+1/4+1/8+1/16+1/32+1/64+1/256$ are used to illustrated.)

- Set the TBC2[7:0] as 03h(1/2+1/4), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 4 output periods as one set, where one of them outputs N and then the other 3 output N+1.
- Set the TBC2[7:0] as 05h(1/2+1/8), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 8 output periods as one set, where 3 of them output N and then the other 5 output N+1.
- Set the TBC2[7:0] as 09h(1/2+1/16), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 16 output periods as one set, where 7 of them output N and then the other 9 output N+1.
- Set the TBC2[7:0] as 11h(1/2+1/32), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 32 output periods as one set, where 15 of them output N and then the other 17 output N+1
- Set the TBC2[7:0] as 21h(1/2+1/64), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 64 output periods as one set, where 31 of them output N and then the other 33 output N+1
- Set the TBC2[7:0] as 41h(1/2+1/128), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 128 output periods as one set, where 63 of them output N and then the other 67 output N+1
- Set the TBC2[7:0] as 81h(1/2+1/256), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 256 output periods as one set, where 127 of them output N and then the other 129 output N+1
- Set the TBC2[7:0] as 07h(1/2+1/4+1/8), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 8 output periods as one set, where one of them outputs N and then the other 7 output N+1
- Set the TBC2[7:0] as 07h(1/2+1/4+1/8+1/16), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 16 output periods as one set, where one of them outputs N and then the other 15 output N+1.
- Set the TBC2[7:0] as 1Fh(1/2+1/4+1/8+1/16+1/32), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 32 output periods as one set, where one of them outputs N and then the other 31 output N+1
- Set the TBC2 [7:0] as 3Fh (1/2+1/4+1/8+1/16+1/32+1/64), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 64 output periods as one set, where one of them outputs N and then the other 63 output N+1.
- Set the TBC2 [7:0] as 7Fh (1/2+1/4+1/8+1/16+1/32+1/64+1/128), which makes the waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a waveform using 128 output periods as one set, where one of them outputs N and then the other 127 output N+1.
- Set the TBC2 [7:0] as FFh (1/2+1/4+1/8+1/16+1/32+1/64+1/128+1/256), which makes the
 waveform of the PWM duty cycle generates the N+1 and N outputs, which is to generate a
 waveform using 256 output periods as one set, where one of them outputs N and then the
 other 255 output N+1.
- ◆ The following Table 10.2 and FIG. 10-10 list partial 8+8-bit PWM waveform changes under different configurations of the TBC2[7:0] for your reference.

8+	8bit PWM									O۷	erflowi	ng time	s of TE	BN							<u> </u>
Туре	TBC2 [7:0]	Logic oper ation	0	1	2	3	4	5	6	7	8	9	10	~	1 2 7	1 2 8	~	2 5 2	2 5 3	2 5 4	2 5 5
	01h	1/2	N	N + 1	N	N+ 1	N	N+ 1	N	N+ 1	N	N+ 1	N	~	N+ 1	N	~	N	N+ 1	Ν	N+ 1
Basic wafeworm	02h	1/4	N	N	N+ 1	N	N	N	N+ 1	N	N	N	N+ 1	~	N	N	7	N	N	N+ 1	N
waiewoiiii	04h	1/8	N	Ν	Ν	Ν	N+ 1	N	N	N	Ν	N	N	~	N	Ν	1	N+ 1	Ν	Ν	N
	08h	1/16	N	N	N	Ν	N	N	N	N	N+ 1	N	N	~	N	N	~	N	Ν	N	N



	10h	1/32	Ν	Ν	N	N	N	N	N	N	Ν	N	N	~	N	N	~	N	N	N	N
	20h	1/64	Ν	Ν	N	N	N	N	N	N	N	N	N	~	N	N	~	N	N	Ν	N
	40hh	1/128	N	N	N	N	N	N	N	N	N	N	N	~	N	N	~	N	N	N	N
	80h	1/256	N	N	N	Ν	Ν	Ν	Ν	Ν	Ν	Ν	N	?	N	N+ 1	1	Ν	Ν	N	Ν
	03h	3/4	N	N + 1	N+ 1	N+ 1	N	N+ 1	N+ 1	N+ 1	N	N+ 1	N+ 1	~	N+ 1	N	~	N	N+ 1	N+ 1	N+ 1
	05h	5/8	N	N + 1	N	N+ 1	N+ 1	N+ 1	N	N+ 1	N	N+ 1	N	7	N+ 1	N	~	N+ 1	N+ 1	N	N+ 1
Logical	07h	7/8	N	N + 1	N+ 1	N+ 1	N+ 1	N+ 1	N+ 1	N+ 1	Ν	N+ 1	N	7	N+ 1	N	7	N+ 1	N+ 1	N+ 1	N+ 1
operation stacked nucleus	0Fh	15/16	N	N + 1	N+ 1	N	7	N+ 1	N	7	N+ 1	N+ 1	N+ 1	N+ 1							
wave	85h	161/2 56	N	N + 1	Z	N+ 1	N+ 1	N+ 1	Z	N+ 1	Z	N+ 1	N	1	N+ 1	N+ 1	ı	N+ 1	N+ 1	Ν	N+ 1
	8Fh	241/2 56	N	N + 1	N+ 1	N	7	N+ 1	N+ 1	?	N+ 1	N+ 1	N+ 1	N+ 1							
	FFh	255/2 56	N	N + 1	N+ 1	~	N+ 1	N+ 1	~	N+ 1	N+ 1	N+ 1	N+ 1								

Table 10-2 PWME output waveform table




FIG. 10-10 Schematic view of PWME output waveforms

PWME output operation description

Initialization (The PWME frequency and duty cycle configuration)



- Setting the register's control bit TBCKS 0x40308[7:6] can select the operating frequency source of the TMB, and setting the control bit TBCD 0x40308[5:4] can determine the operating frequency of the TMB.
- When the TBM 0x40C04 [3:2] is set as <11>, the TMB serves as 8+8-bit counter.
- When the O0MD 0x40C04 [18:16] or control bit O1MD 0x40C04 [22:20] is set as <100>, the output waveform is the PWME.
- Setting the TBEBS 0x40C04 as <00> can set the counting-trigger signal as "Always Enable", which means cycle counting
- Write data in the TBC0 [7:0] to determine the frequency of the PWM.
- Write data in the TBC1 [7:0] to determine the duty cycle of the PWM.
- Write data in the TBC2 [7:0] to determine the duty cycle fine adjustment method of the PWM.
- Setting the TBEN 0x40C04 [5] as <1> to enable the counter.
- Generate PWME waveform
 - When the counting value of the TMBR [7:0] is equal to that of the TBC1 [7:0], the PWME will be 0→1.
 - When the counting value of the TMBR[7:0] is equal to that of the TBC0[7:0] again, the PWME will be 1→0;
 - ✓ And the overflowing event takes place to set the TMBIF 0x40004[1] as <1>, and reset and restart the incremental counting; at this time, if the TMBIE 0x40004[17] is set as<1>, the interrupt event service will take place.
 - ✓ At this time, the set value of the TBC2[7:0] adjusts the outputs of the PWME to be N+1 and N, as shown in the table, where N = TBC1[7:0].

HY16F3910 User's Guide 21-bit ENOB ΣΔΑDC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



- PWM output control
 - Set the O0PMR 0x40C04 [19] or O1PMR 0x40C04 [23] to determine whether the output waveform of the pins is opposite in phase or not.
 Set the PTPW0E 0x40840 [0] or PTPW1E 0x40840 [1] as <1> to set the pin of the PWM waveform be under output status select appropriate PWM waveform output pin for the PTPW0x40840 [4:2].
- Set the TBEN 0x40C04 [5] as <0> to disable the counter and the PWM output.
- The calculation formula of the frequency and duty cycle of the PWME:

PWME Frequency =
$$\frac{TBCK}{TBC0[7:0] + 1}$$
PWME Duty Cycle =
$$\frac{(TBC0[7:0] + 1) - TBC1[7:0] - TBC2[7:0]/256}{TBC0[7:0] + 1}$$

• Fine adjustment is effective when the duty cycle is N+1; the formula is as follows: <X>stands for each bit of the TBC2.

Fine adjustment = <0>*128+<1>*64+<2>*32+<3>*16+<4>*8+<5>*4+<6>*2+<7>



PWMF mode

The PWMF is a 16-bit PWM. The counting value of the TMBR is compared with the TBC1 and TBC2, and the TBC2 should be larger than TBC1; the TMBR will keep increasing until overflowing. PWM output status control conditions:

PWM = 1, when TBC1[15:0] =< TMBR[15:0] <= TBC2[15:0];

PWM = 0, when TMBR[15:0] > TBC2[15:0] or TMBR[15:0] <= TBC1[15:0];

PWM=1; the time is: $t = \text{tclock} \times (TBC2 - TBC1)$;

PWM period:

PWM Period = TMBR[15:0]*TBCD / HS_CK(or LS_CK);




FIG.10-10 Waveform schematic view and counting waveform schematic view of PWM mode F



PWMG mode

The PWMG is a 16-bit PWM mode and the duty cycle of the output waveform is 50%, which is the PFD waveform. The counting value of the TMBR is not compared with the TBC1/TBC2, and the period of the output waveform is related to the TBC0.

PWMG frequency and duty cycle formula:

PWMG Frequency =
$$\frac{\text{TBCK}}{\text{TBC0}[15:0]+1} \div 2$$

PWMG Duty Cycle = 50%




FIG. 10-11 Waveform schematic view and counting waveform schematic view of PWM mode G



10.2. Register address

TMB Register Address	31	24	23	16	15	8	7	0
TMA Base Address + 0x04(0x40C04)	MA	SK1	RE	G1	MA	SK0	RE	G0
TMA Base Address + 0x08(0x40C08)	-		RE	G2	ТВ	CR	TBCR	
TMA Base Address + 0x0C(0x40C0C)		-		•	TB	C0	TE	C0
TMA Base Address + 0x10(0x40C10)	TB	C2	TB	C2	TB	C1	TE	3C1

⁻ Reserved

10.3. Register function

10.3.1. Timer B register 0

	TMB Base Address + 0X04 (0X40C04)												
Symbol		TME	CR0(TM	3 Control Registe	r 0)								
Bit	[31:24]	[23	3]	[22:20]	[19]	[18:16]							
Name	MASK	CO1PMR O1MD O0PMR O0MD											
RW	R0W-0			RW	'-0								
Bit	[15:08]	[7:6]	[05]	[04]	[03:02]	[01:00]							
Name	MASK	- TBEN TBRST TBM TBEBS											
RW	R0W-0	- RW-0											

Bit	Name		Description
		PWM1 w	vaveform output phase control
Bit[23]	O1PMR	0 1	nverted output
			Normal output
		PWM1 o	perating mode selection
		000 F	PWMA
		001 F	PWMB
		010 F	PWMC
Bit[22:20]	O1MD	_	PWMD
		100 F	PWME
			PWMF
			PWMG
		111 F	PWMG
			vaveform output phase control
Bit[19]	O0PMR		nverted output
			Normal output
			perating mode selection
			PWMA
	O0MD		PWMB
			PWMC
Bit[18:16]			PWMD
			PWME
			PWMF
			PWMG
			PWMG
	TBEN		enablement control
Bit[5]			Disable
			Enable
	TBRST	Timer B	
Bit[4]			Normal
5.4[1]			Clear the counting register TMBR of the Timer B; it will be automatically set as 0 after finished.
			counting mode selection
Bit[3:2]	ТВМ	1	16-bit up counter; sawtooth-wave type counting method; the counting will
الران.دا			increase to the maximum TBC0 on the basis that the step is 1.



		01	16-bit up/down counter; triangle-wave type counting method; the counting will increase to the maximum TBC0 on the basis that the step is 1 and then decrease to 0.
		10	2 independent 8-Bit up counters TMBR[15:8] and TMBR[7:0]; sawtooth-wave type counting method; the two counters will increase to the maximums TBC0[15:8] and TBC0[7:0] at the same time on the basis that the step is 1.
		11	Two 8-Bit up counters TMBR[15:8] and TMBR[7:0], sawtooth-wave type counting method with step being 1; after the counter TMBR[7:0] increases and then overflows, the counter TMBR[15:8] is automatically added by 1 and then the TMBR[7:0] restarts the counting from 0.
		Timer E	3 counting-trigger mode selection
	TBEBS	00	Always enable, continuous counting method
Bit[1:0]		01	Rsv
		10	Rsv
		11	CPI1 selection. Determined by CPI1S[1:0]

10.3.2. Timer B register 1

TMA Base Address + 0x08 (0x40C08)							
Symbol		TMBCR1(TMB Control Register 1)					
Bit	[31:22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	-	PWMF	PWME	PWMD	PWMC	PWMB	PWMA
RW	-	- R-X					
Bit	[15:0]						
Name	TMBR						
RW	R-X						

Bit	Name		Description	
	PWM A/B/C/D/F operating mode status flag		A A/B/C/D/F operating mode status flag	
Bit[21:16]	PWM Flag	0	Normal	
		1	Enable	
Bit[15:0]	TMBR	Time	imer B 16-bit counting value	

10.3.3. Timer B register 2

	TMA Base Address + 0x0C (0x40C0C)
Symbol	TMBCOD(TMB Counter overflow condition Register)
Bit	[31:16]
Name	-
RW	-
Bit	[15:0]
Name	TBC0:Timer B Overflow Condition
RW	RW-0xFFFF

Bit	Name	Description
Bit[15-0]	TBC0	Timer B counter overflow threshold value



10.3.4. Timer B register 3

	TMA Base Address + 0x10 (0x40C10)
Symbol	PWMDOD(PWM counter overflow condition Control Register)
Bit	[31:16]
Name	TBC2: PWM1 duty cycle counter overflow value
RW	RW-0xFFFFh
Bit	[15:0]
Name	TBC1: PWM0 duty cycle counter overflow value
RW	RW-0xFFFFh

Bit	Name	Description
Bit[31:16]	TBC2	PWM1 duty cycle counter overflow value
Bit[15:0]	TBC1	PWM0 duty cycle counter overflow value



11.TIMER B2

11.1. General description

Timer B2 is HY16F3910 second set Timer B, method of operation is identical with Timer B, using the method detailed reference section TimerB.




FIG. 11-1 Block diagram of the timer counter B2



TMB2 Register Address	31 24	23 16	15 8	7 0	
TMA Base Address + 0x24(0x40C24)	MASK1	REG1	MASK0	REG0	
TMA Base Address + 0x28(0x40C28)	-	REG2	TB2CR	TB2CR	
TMA Base Address + 0x2C(0x40C2C)	-	-	TB2C0	TB2C0	
TMA Base Address + 0x30(0x40C30)	TB2C2	TB2C2	TB2C1	TB2C1	
TMA Base Address + 0X34(0X40C34)		TB2CR2			

11.3. Register function

11.3.1. Timer B2 register 0

	TMB2 Base Address + 0X24 (0X40C24)						
Symbol	TMB2CR0(TMB2 Control Register 0)						
Bit	[31:24]	[23]	[22	:20]	[19]	[18	:16]
Name	MASK	O3PMR	O3PMR O3MD		O2PMR	O2MD	
RW	R0W-0			RV	V-0		
Bit	[15:8]	[7]	[6]	[5]	[4]	[3:2]	[1:0]
Name	MASK	-	-	TB2EN	TB2RST	TB2M	TB2EBS
RW	R0W-0	-			RW-0		

Bit	Name		Description
		PWM3 wav	eform output phase control
Bit[23]	O3PMR	0	Inverted output
		1	Normal output
		PWM3 ope	rating mode selection
		0	PWMA
		1	PWMB
		2	PWMC
Bit[22:20]	O3MD	3	PWMD
		4	PWME
		5	PWMF
		6	PWMG
		7	PWMG
		PWM2 wav	reform output phase control
Bit[19]	O2PMR	0	Inverted output
		1	Normal output
		PWM2 ope	rating mode selection
		0	PWMA
		1	PWMB
		2	PWMC
Bit[18:16]	O2MD	3	PWMD
		4	PWME
		5	PWMF
		6	PWMG
		7	PWMG
		Timer B2 e	nablement control
Bit[5]	TB2EN	0	Disable
		1	Enable
		Timer B2 re	
Bit[4]	TB2RST	0	Normal
Dit[4]	IDZINOI		Clear the counting register TB2R of the Timer B2; it will be automatically
		1	set as 0 after finished.
		Timer B2 co	ounting mode selection
Bit[3:2]	TB2M	00	16-bit up counter; sawtooth-wave type counting method; the counting
المارين	I DEIVI		will increase to the maximum TB2C0 on the basis that the step is 1.
		01	16-bit up/down counter; triangle-wave type counting method; the



			counting will increase to the maximum TB2C0 on the basis that the step is 1 and then decrease to 0.
		10	2 independent 8-Bit up counters TB2R[15:8] and TB2R[7:0]; sawtooth-wave type counting method; the two counters will increase to the maximums TB2C0[15:8] and TB2C0[7:0] at the same time on the basis that the step is 1.
		11	Two 8-Bit up counters TB2R[15:8] and TB2R[7:0], sawtooth-wave type counting method with step being 1; after the counter TB2R[7:0] increases and then overflows, the counter TB2R[15:8] is automatically added by 1 and then the TB2R[7:0] restarts the counting from 0.
		Timer B2 co	unting-trigger mode selection
		00	Always enable, continuous counting method
Bit[1:0]	TB2EBS	EBS 01	Rsv
		10	Rsv
		11	CPI3 selection. Determined by CPI3S[1:0]

11.3.2. Timer B2 register 1

	TMA Base Address + 0x28 (0x40C28)						
Symbol		TMB2CR1(TMB2 Control Register 1)					
Bit	[31:22]	[31:22] [21] [20] [19] [18] [17] [16]					[16]
Name	-	- PWMF PWME PWMD PWMC PWMB PWM				PWMA	
RW	-	- R-X					
Bit		[15:0]					
Name	TMB2R						
RW			R-X				

	Bit	Name		Description		
			PWM A/B/0	C/D/F operating mode status flag		
	Bit[21:16]	PWM Flag	0	Normal		
			1	Enable		
	Bit[15:0]	TMB2R	Timer B2 1	Timer B2 16-bit counting value		

11.3.3. Timer B2 register 2

TMA Base Address + 0x2C (0x40C2C)							
Symbol	TMB2COD(TMB2 Counter overflow condition Register)						
Bit	[31:16]						
Name	•						
RW	•						
Bit	[15:0]						
Name	TB2C0:Timer B Overflow Condition						
RW	RW-0xFFFF						

Bit	Name	Description
Bit[15-0]	TB2C0	Timer B2 counter overflow threshold value



11.3.4. Timer B2 register 3

	TMA Base Address + 0x30 (0x40C30)						
Symbol	PWM2DOD(PWM counter overflow condition Control Register)						
Bit	[31:16]						
Name	TB2C2: PWM3 duty cycle counter overflow value						
RW	RW-0xFFFFh						
Bit	[15:0]						
Name	TB2C1: PWM2 duty cycle counter overflow value						
RW	RW-0xFFFFh						

Bit	Name	Description				
Bit[31:16]	TB2C2	PWM3 duty cycle counter overflow value				
Bit[15:0]	TB2C1					

11.3.5. Timer B2 register 4

	TMB2 Base Address + 0X34 (0X40C34)						
Symbol		TMB2CR	1(TMB2 Co	ontrol Register 2)			
Bit	[31:24]	[31:24] [23] [22] [21:20] [19:16]					
Name	-	CPI3R	RSV	CPI3S	RSV		
RW	-	RW-0	-	RW-0	-		
Bit	[15:00]						
Name	RSV						
RW			R-0				

Bit	Name	description		
		Timer B2 T	Cl3 Input Mode Control	
Bit[23]	Bit[23] CPI3R		Level Trigger	
		1	Rising edge triggered	
		Timer C Ch	nannel3 Trigger source control	
			-	
Bit[21:20]	CPI3S	01	LVDO	
		10	LS_CK Low volatility	
		11	TCI3, determined by PTCI3E	



12. TIMER C

12.1. Overall description

The timer C is designed to execute the capture function, which can be used to perform frequency measurement, event counting, interval time measurement, etc. It can generate the interrupt signal when the counter overflow takes place; and it should be used together with the TMB counter register.




Fig. 12-1 TMC Function block diagram

TMC clock source selection

The clock source of the TMC is equal to that of the TMB; all of them are generate by make the HS_CK or LS_CK pass the frequency divider to generate the clock source TMBCLK. The capture function of the TMC can be enabled or disabled by setting the control bit TCEN [0].

TMC capture counting value

The capture counting value of the TMC is finished by the counter register's control bit TMBR 0x40C08 [15:0] of the TMB. When Timer B start TMBR began counting, after CPI1P trigger occurs, the value of TMBR placed TCR0 and interruption (TMC0IF), after CPI2P trigger occurs, the value of TMBR placed TCR1 and interruption (TMC1IF).



Capture comparator 1

The capture comparator 1 has four capture signal input sources, and the input signal source can be set by setting the selector CPI1S 0x40C14 [21:20]; and the input signal should further pass the frequency divider CP1PS 0x40C14 [19:16]; the frequency divider can perform the frequency dividing on the input signal to slow the input signal; in this way, the input signals with high frequency can be measured. The setting of the controller CPI1P 0x40C14 [1] can determine the trigger edge of the capture signal is the rising edge or the falling edge. After the capture event is finished, the interrupt signal can be generated and the interrupt flag TMC0IF 0x40004[2] is set as <1>.

The capture signal input source of the capture comparator 1:

Input signal source symbol	Function description
LVDO	The output status of the Low-voltage
LS_CK	Chip low-speed frequency source
TCI1	Input from the IO

The input of the capture comparator 1(When the control bit CPI1S 0x40C14 [21:20] = 11b time):

				[]	
Serial number	TCI1	TCI2	Serial number	TCI1	TCI2
000	PT1.0	PT1.1	100	PT2.0	PT2.1
001	PT1.2	PT1.3	101	PT2.2	PT2.3
010	PT1.4	PT1.5	110	PT2.4	PT2.5
011	PT1.6	PT1.7;	111	PT2.6	PT2.7

Initial Operation of capture comparator 1:

- (1) Select the operating clock source TMBCLK of the TMC;
- (2)Set the capture signal input source and the input signal source frequency dividing value, which is to set the values of the CPI1S[1:0] and CP1PS [3:0];
- (3) Set the capture signal trigger edge, which is to set the value of the CPI1P;
- (4)If the TCI1 is selected to be the capture signal input source, it is necessary to set the input IO to select the corresponding IO as the input mode;
- (5)If the interrupt function is used, it is necessary to enable TMC0IE 0x40004[18] =<1> and enable the global interrupt function GIE=<1>:
- (6)Enable the TMC and enable the TCEN 0x40C14 [0] =<1>.

Capture comparator 2

The capture comparator 2 has 2 capture signal input sources, and the input signal source can be set by setting the selector CPSS 0x40C14 [22]; and the input signal does not have to pass the frequency divider. The setting of the controller CPI2P 0x40C14 [2] can determine the trigger edge of the capture signal is the rising edge or the falling edge. After the capture event is finished, the interrupt signal can be generated and the interrupt flag TMC1IF 0x40004[3].

The capture signal input of the capture comparator 2 is:

Input from IO port;

It is consistent with the input source of the capture comparator 1;

Initial Operation of the capture comparator 2:

- (1) Select the operating clock source TMBCLK of the TMC;
- (2) Set the capture signal input source, which is to set the values of the CPSS 0x40C14 [22];
- (3)Set the capture signal trigger edge, which is to set the value of the CPI2P 0x40C14 [2];
- (4)If the TCI2 is selected to be the capture signal input source, it is necessary to set the input IO to select the corresponding IO as the input mode;
- (5)If the interrupt function is used, it is necessary to enable TMC1IE 0x40004[19] =<1> and enable the global interrupt function GIE=<1>;
- (6) Enable the TMC and enable the TCEN 0x40C14 [0] =<1>.



TMC Register Address	31	24	23	16	15	8	7	0
TMA Base Address + 0x14(0x40C14)	MA	SK1	RE	G1	MA:	SK0	RE	G0
TMA Base Address + 0x18 (0x40C18)	TC	R1	TC	R1	TC	R0	TC	R0

12.3. Register function

12.3.1. Timer C register 0

	TMA Base Address + 0x14 (0x40C14)												
Symbol	bol TMCCR0(TMC Control Register 0)												
Bit	[31:24]	[23]	[22]	[21:20]		[19:16]							
Name	MASK	CPI1R	CPSS	CPI1S		CP1PS							
RW	R0W-0			R	W-0								
Bit	[15:08]		[7:3]		[2]	[1]	[0]						
Name	MASK	CPI1P	TCEN										
RW	R0W-0			RW-0									

Bit[23] CPIR Timer B TCI1 input mode control	Bit	Name	Description						
1			Timer B TO	CI1 input mode control					
Bit[22] CPSS CPSS The input of the TCI2 from the IO port	Bit[23]	CPI1R	0	Level trigger					
Bit[22] CPSS 0 The input of the TCI2 from the IO port			1	Rising edge trigger					
The input source the same with the capture 1			Capture 2	(Timer C Channel 2) Capture trigger source selection					
Capture 1 (Timer C Channel 1) Capture trigger source selection	Bit[22]	CPSS	0	The input of the TCI2 from the IO port					
Bit[21:20] CPI1S O0 Rsv			1	The input source the same with the capture 1					
Bit[21:20] CPI1S			Capture 1	(Timer C Channel 1) Capture trigger source selection					
10			00	Rsv					
11	Bit[21:20]	CPI1S	01	LVDO Output					
The frequency divider configuration of the input signal of the Capture1			10	Low-frequency clock LS_CK					
0000 CPI1 frequency/1									
Double			The freque						
Bit[01] CPI2P Timer C enablement control			0000	CPI1 frequency/1					
Bit[19:16] CP1PS			0001	CPI1 frequency/2					
Bit[19:16] CP1PS			0010						
Bit[19:16] CP1PS			0011	CPI1 frequency/8					
Bit[19:16] CP1PS			0100	CPI1 frequency/16					
Bit[19:16] CP1PS			0101	CPI1 frequency/32					
1000 CPI1 frequency/256 1001 CPI1 frequency/512 1010 CPI1 frequency/1024 1011 CPI1 frequency/2048 1100 CPI1 frequency/4096 1101 CPI1 frequency/8192 1110 CPI1 frequency/16384 1111 CPI1 frequency/32768 Capture2 trigger edge configuration Bit[02] CPI2P 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger 1 Falling edge trigger 1 Falling edge trigger 1 Falling edge trigger 1 TCEN Timer C enablement control			0110	CPI1 frequency/64					
1001	Bit[19:16]	CP1PS	0111	CPI1 frequency/128					
1010 CPI1 frequency/1024 1011 CPI1 frequency/2048 1100 CPI1 frequency/4096 1101 CPI1 frequency/8192 1110 CPI1 frequency/16384 1111 CPI1 frequency/32768 Capture2 trigger edge configuration Bit[02] CPI2P 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger 1 Falling edge trigger 1 Falling edge trigger Timer C enablement control			1000	CPI1 frequency/256					
1011 CPI1 frequency/2048 1100 CPI1 frequency/4096 1101 CPI1 frequency/8192 1110 CPI1 frequency/16384 1111 CPI1 frequency/32768 Capture2 trigger edge configuration Bit[02] CPI2P 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger 1 Falling edge trigger 1 Falling edge trigger Timer C enablement control			1001	CPI1 frequency/512					
1100 CPI1 frequency/4096 1101 CPI1 frequency/8192 1110 CPI1 frequency/16384 1111 CPI1 frequency/32768 Capture2 trigger edge configuration Bit[02] CPI2P 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger 1 Falling edge trigger Timer C enablement control									
1101 CPI1 frequency/8192 1110 CPI1 frequency/16384 1111 CPI1 frequency/32768 Capture2 trigger edge configuration Bit[02] CPI2P 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger 1 Falling edge trigger 1 Falling edge trigger Timer C enablement control			1011						
1110 CPI1 frequency/16384 1111 CPI1 frequency/32768 Capture2 trigger edge configuration Bit[02] CPI2P 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger Timer C enablement control									
Bit[02] CPI2P Capture2 trigger edge configuration Bit[02] CPI2P O Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P O Rising edge trigger 1 Falling edge trigger Timer C enablement control			1101	CPI1 frequency/8192					
Capture2 trigger edge configuration Bit[02] CPI2P 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger Timer C enablement control									
Bit[02] CPI2P 0 Rising edge trigger 1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger Toen Toen Toen Toen Toen Toen Toen Toen			1111	CPI1 frequency/32768					
1 Falling edge trigger Capture1 trigger edge configuration Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger TCEN TIME C enablement control			Capture2 t	rigger edge configuration					
Bit[01] CPI1P Capture1 trigger edge configuration O Rising edge trigger 1 Falling edge trigger Timer C enablement control	Bit[02]	CPI2P	0						
Bit[01] CPI1P 0 Rising edge trigger 1 Falling edge trigger Timer C enablement control									
1 Falling edge trigger Bit[00] TCEN Timer C enablement control									
Bit[00] TOEN Timer C enablement control	Bit[01]	CPI1P	0						
BITION I TEN									
Disable (but the TCR1 and TCR2 are not cleared)	Rit[00]	TCEN	Timer C er						
	בוונטטן	ICEN	0	Disable (but the TCR1 and TCR2 are not cleared)					



	1	Enable

12.3.2. Timer C register 1

	TMA Base Address + 0x18 (0x40C18)										
Symbol	TMCCR1(TMC Control Register 1)										
Bit	[31:16]										
Name	TCR1										
RW	R-X										
Bit	[15:00]										
Name	TCR0										
RW	R-X										


Bit	Name	Description
Bit[31:16]	TCR1	Capture2 frequency capture counter
Bit[15:00]	TCR0	Capture1 frequency capture counter




13. GPIO PT1 MANAGEMENT

13.1. Overall description

The PT1 has 8 IO pins, and can be used as common universal IO ports or reused as the input or output IO ports of many function modules, such as SPI, IIC, UART, PWM. Different reuses need different configurations.





The PT1 has the functions of the input, output, internal pull-up resistor and external interrupt input port; and different functions need to be set by different controllers.

Internal pull-up resistor

The controller PT1PU can enable or disable the internal pull-up resistor of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the internal pull-up resistor will be enabled; if the corresponding bit of the IO port is set as <0>, the internal pull-up resistor will be disabled. If the IO port is under the input mode and there is no external pull-up resistor, the internal pull-up resistor should be enabled, especially in low power consumption mode, which can prevent from electric leakage and increase the power consumption.

Output mode

The controller PT10E can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT1DO can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled.

Input mode

The controller PT1IE can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit controller is set as <1>, the input mode of the corresponding IO port will be enabled; if it is set as <0>, the input mode of the corresponding IO port will be disabled. Whether

HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



the current input mode of the corresponding IO pin is 0 or 1 can be read via the controller PT1DI. If the IO is set as the input mode and the chip is not connected to the external pull-up resistor, the internal pull-up resistor should be enabled; the IO pin is not allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.

External interrupt input

The PT1 has 8 IO pins, and all of them can be reused as external interrupt input pins. The mode should set the IO port to be the input mode and enable the internal pull-up resistor. It is necessary to set the external interrupt trigger edge by the controller PT1#ITT and enable the control bit PT1IDF to enable the interrupt trigger edge. The controller INTPT2 can enable the interrupt response function of the corresponding IO pin; when the external interrupt signal generates, the interrupt flag of the corresponding IO pin is set as 1. When the global interrupt GIE and the IO external interrupt function are enabled, the chip will stop the current program right away and execute the IO external interrupt program.



GPIO Register Address	31	24	23	16	15	8	7	0
GPIO Base Address + 0x00(0x40800)	MA	SK1	PT′	IPU	MA:	SK0	PT ⁻	10E
GPIO Base Address + 0x04(0x40804)	MASK3		PT1IE		MASK2		PT1DO	
GPIO Base Address + 0x08(0x40808)		-		-		-	PT	1DI
GPIO Base Address + 0x0C(0x4080C)	PT1	IDF	PT1	#ITT	PT1	#ITT	PT1	#ITT

⁻Reserved

Description: above table ,the # represent 0~7

13.3. Register function

13.3.1. PT1 register 0

	GPIO Base Address + 0x00 (0x40800)													
Symbol		PT1CR0 (PT1 Control Register 0)												
Bit	[31:24]	24] [23] [22] [21] [20] [19] [18] [17] [
Name MASK PT1PU7 PT1PU6 PT1PU5 PT1PU4 PT1PU3 PT1PU									PT1PU0					
RW	R0W-0				RV	V-0								
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]					
Name	MASK	PT10E7	PT10E7 PT10E6 PT10E5 PT10E4 PT10E3 PT10E2 PT10E1 PT1											
RW	R0W-0	RW-0												

Bit	Name		Description					
		Port 1	internal pull-up control, the # represent 0~7					
Bit[23:16]	PT1PU#	0	Disable the internal pull-up					
		1	Enable the internal pull-up					
		Port 1	PAD output mode enable control, the # represent 0~7					
Bit[07:00]	PT10E#	0	Disable the output mode					
		1	Enable the output mode					

PT1PU: PT1 Pull High Enable PT1OE: PT1 Output Enable

13.3.2. PT1 register 1

	GPIO Base Address + 0x04 (0x40804)												
Symbol		PT1CR1 (PT1 Control Register 1)											
Bit	[31:24]	1:24] [23] [22] [21] [20] [19] [18] [17] [16]											
Name	MASK PT1IE7 PT1IE6 PT1IE5 PT1IE4 PT1IE3 PT1IE2 PT1IE1 PT1												
RW	R0W-0				RV	V-0							
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
Name	MASK												
RW	R0W-0												

Bit	Name		Description					
		Port 1	PAD input mode enable control, the # represent 0~7					
Bit[23:16]	PT1IE#	0	Disable the input mode					
		1	Enable the input mode					
		Port 1	PAD output status value, the # represent 0~7					
Bit[7:0]	Bit[7:0] PT1DO#		Output low potential					
			Output high potential					

PT1IE: PT1 Input Enable PT1DO: PT1 Output Data



13.3.3. PT1 register 2

	GPIO Base Address + 0x08 (0x40808)								
Symbol		PT1CR2 (PT1 Control Register 2)							
Bit					[31:16]				
Name					-				
RW					-				
Bit	[15:8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	-	- PT1DI[7] PT1DI[6] PT1DI[5] PT1DI[4] PT1DI[3] PT1DI[2] PT1DI[1] PT1DI[0]							
RW	-				R	-0			

Bit	Name	Description
		Port1 PAD input status value, the # represent 0~7
Bit[7:0]	PT1DI#	0 Input low potential
		1 Input high potential

PT1DI: PT1 Data Input

13.3.4. PT1 register 3

	GPIO Base Address + 0X0C (0X4080C)							
Symbol				PT1CR3 (PT1 C	ontrol Register 3)			
Bit	[31:24]			[23:21]	[21:18]			[17:16]
Name	PT17IDF~ PT1	OIDF	PT17ITT PT16ITT			PT15ITT		
RW	R-0				RW-0			
Bit	[15]	[14	1:12]	[11:9]	[8:6]	[5	:3]	[2:0]
Name	PT15ITT PT14ITT			PT13ITT PT12ITT PT1			1ITT	PT10ITT
RW		RW-0						

Bit	Name		Description
		PT1.7 Interrupt con	dition flag
		For example: check	this flag before entering the Sleep Mode:
			be PT1.7 pin wake up MCU.
		When Bit = 0b, PT1	.7 pin cannot be awakened MCU.
			Always 0. Explanation :
		When PT17ITT=0	When PT17ITT set to 000, the Bit [31] = 0b
			Inverse DI. Explanation :
			Before entering Sleep Mode,
		When PT17ITT=1	if PT1.7 status is Low, the Bit [31] = 1b
			Same as DI. Explanation:
			Before entering Sleep Mode,
		When PT17ITT=2	if PT1.7 status is High, the Bit [31] = 1b
			Same as S1. Explanation:
Bit[31]	PT17IDF	DT4=1TT 0	When PT1.7 Potential change, which produce an interrupt is
		When PT17ITT=3	triggered
			Same as DI. Explanation:
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Before entering Sleep Mode,
		When PT17ITT=4	if PT1.7 status is High, the Bit [31] = 1b
			Inverse DI. Explanation:
		When DT17ITT F	Before entering Sleep Mode,
		When PT17ITT=5	if PT1.7 status is Low, the Bit [31] = 1b
			Same as DI. Explanation: Before entering Sleep Mode,
		When PT17ITT=6	if PT1.7 status is High, the Bit [31] = 1b
		vviiGii i i i i i i i i = 0	Inverse DI. Explanation:
			Before entering Sleep Mode,
		When PT17ITT=7	if PT1.7 status is Low, the Bit [31] = 1b
		1	states is 251, and 21 [51] = 15



		PT1 Interrupt con	dition flag (# represent 6~0)
		When	
		PT1#ITT=0	Always 0
		When	
		PT1#ITT=1	Inverse DI
		When	
		PT1#ITT=2	Same as DI
		When	
Bit[30:24]	PT1#IDF	PT1#ITT=3	Same as S1
		When	
		PT1#ITT=4	Same as DI
		When	
		PT1#ITT=5	Inverse DI
		When	
		PT1#ITT=6	Same as DI
		When	
		PT1#ITT=7	Inverse DI

Bit	Name		Description						
		Port 1.	# select the interrupt trigger me	ethod	(# represent 7~0)				
		000	Disable the GPIO interrupt trig	gger to	not reply to the interrupt.				
Bit[23:0]	PT1#ITT	001	Rising edge trigger	101	High potential trigger				
Dit[23.0]	F 1 1#11 1	010	Falling edge trigger	110	Low potential trigger				
		011	Potential change trigger	111	High potential trigger				
		100	Low potential trigger						



14. GPIO PT2 MANAGEMENT

14.1. Overall description

The PT2 has 8 IO pins, and can be used as common universal IO ports or reused as the input or output IO ports of many function modules, such as SPI, IIC, PWM, external crystal oscillator and external interrupt input, etc. Different reuses need different configurations.





FIG. 14-1 PT2 function block diagram



The PT2 has the functions of the input, output, internal pull-up resistor and external interrupt input port; and different functions need to be set by different controllers.

Internal pull-up resistor

The controller PT2PU can enable or disable the internal pull-up resistor of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the internal pull-up resistor will be enabled; if the corresponding bit of the IO port is set as <0>, the internal pull-up resistor will be disabled. If the IO port is under the input mode and there is no external pull-up resistor, the internal pull-up resistor should be enabled, especially in low power consumption mode, which can prevent from electric leakage and increase the power consumption. If it serves as the analog signal input port, it is not necessary to enable the internal pull-up resistor.

Output mode

The controller PT2OE can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT2DO can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled.

PS: When the PT2.4~PT2.7 serves as the external crystal oscillator input pins, the output mode should be disabled.

Input mode

The controller PT2IE can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit controller is set as <1>, the input mode of the corresponding IO

HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



port will be enabled; if it is set as <0>, the input mode of the corresponding IO port will be disabled. Whether the current input mode of the corresponding IO pin is 0 or 1 can be read via the controller PT2DI. If the IO is set as the input mode and the chip is not connected to the external pull-up resistor, the internal pull-up resistor should be enabled; the IO pin is not allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.

External interrupt input

The PT2 has 8 IO pins, and all of them can be reused as external interrupt input pins. The mode should set the IO port to be the input mode and enable the internal pull-up resistor. It is necessary to set the external interrupt trigger edge by the controller PT2#ITT and enable the control bit PT2IDF to enable the interrupt trigger edge. The controller INTPT2 can enable the interrupt response function of the corresponding IO pin; when the external interrupt signal generates, the interrupt flag of the corresponding IO pin is set as 1. When the global interrupt GIE and the IO external interrupt function are enabled, the chip will stop the current program right away and execute the IO external interrupt program.



GPIO Register Address	31	24	23	16	15	8	7	0
GPIO Base Address + 0x10(0x40810)	MAS	K1	PT2	2PU	MAS	SK0	PT	20E
GPIO Base Address + 0x14(0x40814)	MAS	K3	PT	2IE	MAS	SK2	PT2	2DO
GPIO Base Address + 0x18(0x40818)	-			•		•	PT	2DI
GPIO Base Address + 0x1C(0x4081C)	PT2I	IDF	PT2	#ITT	PT2	#ITT	PT2	#ITT

⁻Reserved

Description: above table ,the # represent 0~7

14.3. Register function

14.3.1. PT2 register 0

	GPIO Base Address + 0x10 (0x40810)								
Symbol		PT2CR0 (PT2 Control Register 0)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	PT2PU7	PT2PU7 PT2PU6 PT2PU5 PT2PU4 PT2PU3 PT2PU2 PT2PU1 PT2PU0						
RW	R0W-0				RV	V-0			
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	PT2OE7	PT2OE7 PT2OE6 PT2OE5 PT2OE4 PT2OE3 PT2OE2 PT2OE1 PT2OE0						
RW	R0W-0				RV	V-0			

Bit	Name	Desci	Description		
		Port 2	2 internal pull-up control, the # represent 0~7		
Bit[23:16]	PT2PU#	0	Disable the internal pull-up		
		1	Enable the internal pull-up		
		Port 2	PAD output mode enable control, the # represent 0~7		
Bit[07:00]	PT2OE#	0	Disable the output mode		
		1	Enable the output mode		

PT2PU: PT2 Pull High Enable PT2OE: PT2 Output Enable

14.3.2. PT2 register 1

			GPIO Ba	ase Addres	s + 0x14 (0	x40814)			
Symbol			P	T2CR1 (P	T2 Control	Register 1)			
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	PT2IE7	PT2IE7 PT2IE6 PT2IE5 PT2IE4 PT2IE3 PT2IE2 PT2IE1 PT2IE0						
RW	R0W-0				RV	V-0			
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	PT2DO7	PT2DO7 PT2DO6 PT2DO5 PT2DO4 PT2DO3 PT2DO2 PT2DO1 PT2DO0						
RW	R0W-0				RV	V-0			

Bit	Name	Descri	Description				
		Port 2	PAD input mode enable control, the # represent 0~7				
Bit[23:16]	PT2IE#	0	Disable the input mode				
		1	Enable the input mode				
		Port 2	PAD output status value, the # represent 0~7				
Bit[7:0] PT2DO#		0	Output low potential				
		1	Output high potential				

PT2IE: PT2 Input Enable PT2DO: PT2 Output Data



14.3.3. PT2 register 2

	GPIO Base Address + 0x18 (0x40818)											
Symbol		PT2CR2 (PT2 Control Register 2)										
Bit					[31:16]							
Name		-										
RW					-							
Bit	[15:8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Name	-	DTODICAL DTODICAL DTODICAL DTODICAL DTODICAL DTODICAL DTODICAL DTODICAL										
RW	-	D.0										

Bit	Name	Description				
		Port2 PAD input status value, the # represent 0~7				
Bit[7:0]	PT2DI#	0 Input low potential				
1 Input high potential						

PT2DI: PT2 Data Input

14.3.4. PT2 register 3

	GPIO Base Address + 0X1C (0X4081C)										
Symbol		PT2CR3 (PT2 Control Register 3)									
Bit	[31:24]			[23:21]	[21:18]			[17:16]			
Name	PT27IDF~ PT20IDF PT27ITT PT26ITT PT25ITT							PT25ITT			
RW	R-0				RW-0						
Bit	[15]	[14	4:12]	[11:9]	[8:6]	[5	:3]	[2:0]			
Name	PT25ITT PT24ITT PT23ITT PT22ITT PT21ITT PT20IT							PT20ITT			
RW	RW-0										

Bit	Name	Description	
		PT2.7 Interrupt con	dition flag
		For example: check	this flag before entering the Sleep Mode:
		When Bit = 1b, can	be PT2.7 pin wake up MCU.
		When Bit = 0b, PT2	2.7 pin cannot be awakened MCU.
			Always 0. Explanation :
		When PT27ITT=0	When PT27ITT set to 000, the Bit [31] = 0b
			Inverse DI. Explanation :
			Before entering Sleep Mode,
		When PT27ITT=1	if PT2.7 status is Low, the Bit [31] = 1b
			Same as DI. Explanation:
			Before entering Sleep Mode,
		When PT27ITT=2	if PT2.7 status is High, the Bit [31] = 1b
			Same as S1. Explanation:
Bit[31]	PT27IDF		When PT2.7 Potential change, which produce an interrupt is
		When PT27ITT=3	triggered
			Same as DI. Explanation:
		MAIL - DTOZITT 4	Before entering Sleep Mode,
		When PT27ITT=4	if PT2.7 status is High, the Bit [31] = 1b
			Inverse DI. Explanation:
		When DTOZITT F	Before entering Sleep Mode,
		When PT27ITT=5	if PT2.7 status is Low, the Bit [31] = 1b
			Same as DI. Explanation:
		When PT27ITT=6	Before entering Sleep Mode, if PT2.7 status is High, the Bit [31] = 1b
		VVIIGH F 12/111=0	Inverse DI. Explanation:
			Before entering Sleep Mode,
		When PT27ITT=7	if PT2.7 status is Low, the Bit [31] = 1b
		VVIIGH F 12/11 1=/	



		PT2 Interrupt con-	dition flag (# represent 6~0)
		When	
		PT2#ITT=0	Always 0
		When	
		PT2#ITT=1	Inverse DI
		When	
		PT2#ITT=2	Same as DI
		When	
Bit[30:24]	PT2#IDF	PT2#ITT=3	Same as S1
		When	
		PT2#ITT=4	Same as DI
		When	
		PT2#ITT=5	Inverse DI
		When	
		PT2#ITT=6	Same as DI
		When	
		PT2#ITT=7	Inverse DI

Bit	Name	Descri	Description						
		Port 2.	Port 2.# select the interrupt trigger method (# represent 7~0)						
	PT2#ITT	000	Disable the GPIO interrupt trig	not reply to the interrupt.					
Bit[23:0]		001	Rising edge trigger	101	High potential trigger				
Dit[23.0]	P12#111	010	Falling edge trigger	110	Low potential trigger				
		011	011 Potential change trigger		High potential trigger				
		100	Low potential trigger						



15. GPIO PT3 MANAGEMENT

15.1. Overall description

The PT3 has 8 IO pins, and can be used as common universal IO ports or reused as the input or output IO ports of many function modules, such as ICE interface pin(ECK, EDIO) and ADC converters, etc. Different reuses need different configurations.




FIG. 15-1 PT3 function block diagram




FIG. 15-2 PT3 interrupt function block diagram

The PT3 has the functions of the input, output and internal pull-up resistors; and different functions need to be set by different controllers. PT3.0 and PT3.1 have ICE communication interface functions (ECK, EDIO). Please do not design this pin as a high-current output control pin to avoid affecting the ICE interface function. When the chip is powered on, the ICE interface function will take effect within the trigger time of BOR1/BOR2; within the power-on time, if the ICE communication is not triggered by a special command, after the power-on time is completed, select the ICE interface will be closed.

Internal pull-up resistor

The controller PT3PU can enable or disable the internal pull-up resistor of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the internal pull-up resistor will be enabled; if it is set as <0>, the internal pull-up resistor will be disabled. If the IO port is under the input mode and there is no external pull-up resistor, the internal pull-up resistor should be enabled, especially in low power consumption mode, which can prevent from electric leakage and increase the power consumption. If it serves as the analog signal input port, it is not necessary to enable the internal pull-up resistor.

Output mode

The controller PT3OE can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT3DO can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be

HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled.

Input mode

The controller PT3IE can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the input mode of the corresponding IO port will be enabled; if it is set as <0>, the input mode of the corresponding IO port will be disabled. Whether the current input status of the corresponding IO pin is 1 or 0 can be read via the controller PT3DI. If the IO is set as the input mode and the chip is not connected to the external pull-up resistor, the internal pull-up resistor should be enabled; the IO pin is not allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.

External interrupt input

The PT3 has 8 IO pins, and all of them can be reused as external interrupt input pins. The mode should set the IO port to be the input mode and enable the internal pull-up resistor. It is necessary to set the external interrupt trigger edge by the controller PT3#ITT and enable the control bit PT3IDF to enable the interrupt trigger edge. The controller INTPT3 can enable the interrupt response function of the corresponding IO pin; when the external interrupt signal generates, the interrupt flag of the corresponding IO pin is set as 1. When the global interrupt GIE and the IO external interrupt function are enabled, the chip will stop the current program right away and execute the IO external interrupt program.



GPIO Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x20(0x40820)	MASK1	PT3PU	MASK0	PT3OE
GPIO Base Address + 0x24(0x40824)	MASK3	PT3IE	MASK2	PT3DO
GPIO Base Address + 0x28(0x40828)	MASK5	PT3AIE	MASK4	PT3DI
GPIO Base Address + 0x2C(0x4082C)	PT3IDF	PT3#ITT	PT3#ITT	PT3#ITT

⁻Reserved

15.3. Register function

15.3.1. PT3 register 0

	GPIO Base Address + 0x20 (0x40820)										
Symbol		PT3CR0 (PT3 Control Register 0)									
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]		
Name	MASK	PT3PU7	PT3PU6	PT3PU5	PT3PU4	PT3PU3	PT3PU2	PT3PU1	PT3PU0		
RW	R0W-0				R\	N-0					
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK										
RW	R0W-0				R\	N-0					

Bit	Name	Description			
		Port 3 internal pull-up enable control, the # represent 0~7			
Bit[23:16]	PT3PU#	0 Disable the internal pull-up			
		1 Enable the internal pull-up			
		Port 3 PAD output mode enable control, the # represent 0~7			
Bit[7:0]	PT3OE#	0 Disable the output mode			
		1 Enable the output mode			

PT3PU: PT3 Pull High Enable PT3OE: PT3 Output Enable

15.3.2. PT3 register 1

	GPIO Base Address + 0x24 (0x40824)											
Symbol		PT3CR1 (PT3 Control Register 1)										
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]			
Name	MASK	PT3IE7	PT3IE6	PT3IE5	PT3IE4	PT3IE3	PT3IE2	PT3IE1	PT3IE0			
RW	R0W-0				R	W-0						
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Name	MASK	PT3D07 PT3D06 PT3D05 PT3D04 PT3D03 PT3D02 PT3D01 PT3D00										
RW	R0W-0				R	.W-0						

PT3IE: PT3 Input Enable PT3DO: PT3 Output Data

Bit	Name	Description				
		Port 3 PAD input mode enable control, the # represent 0~7				
Bit[23:16]	PT3IE#	0 Disable the input mode				
		1 Enable the input mode				
		Port 3 PAD output status value, the # represent 0~7				
Bit[7:0]	PT3DO#	Output low potential				
		1 Output high potential				



15.3.3. PT3 register 2

	GPIO Base Address + 0x28 (0x40828)											
Symbol		PT3CR2 (PT3 Control Register 2)										
Bit	[31:24]	[23]		[22]	[21]	[20]	[19]	[18]	[17]	[16]		
Name	MASK	PT3AI	E7	PT3AIE6	PT3AIE5	PT3AIE4	PT3AIE3	PT3AIE2	PT3AIE1	PT3AIE0		
RW	R0W-0					R-0						
Bit	[15:09]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	-	PT310OEOK	T3100EOK PT3DI[7] PT3DI[6] PT3DI[5] PT3DI[4] PT3DI[3] PT3DI[2] PT3DI[1] PT3DI[0]									
RW	-	R-0				R	R-0					

Bit	Name	Description			
			PAD Analog input/output mode control, #represents 7~0		
Bit[23:16]	PT3AIE#	0	Disable Analog mode		
		1	Enable Analog mode		
		PT3.0	/PT3.1 control flag		
		0	CPU cannot control PT3.0/3.1		
			PT3.0/PT3.1 can be designed for digital input and output		
			Note:		
Bit[8]	PT310OEOK		1. After 250ms after power-on, the SMBus and EDM interfaces are		
			closed; at this time, the status flag turns to 1. Only after PT3.0~3.1 can be controlled by the CPU!		
			2.In Debug mode 下, PT3.0/PT3.1 make the ICP interface occupied, so		
		1	the status flag will always be 0.		
		PT3.#	PAD input status value (PT3DI: PT3 Data Input), #represents 7~0		
Bit[7:0]	PT3DI#	0	Input low level		
		1	Input high level		

15.3.4. PT3 register 3

GPIO Base Address + 0x1C (0x4082C)									
Symbol		PT3CR3 (PT3 Control Register 3)							
Bit	[31:24]	[31:24] [23:21]				[20:18]		[17:16]	
Name	PT37IDF~ PT3	T30IDF PT37ITT			PT36ITT		PT35ITT		
RW		RW-0							
Bit	[15]	[14	1:12]	[11:9]	[8:6]	[5	5:3]	[2:0]	
Name	PT35ITT	PT:	34ITT	PT33ITT	PT32ITT	T32ITT PT3		PT30ITT	
RW	RW-0								

Bit	Name	Description					
		When Bit = 1b, can	dition flag this flag before entering the Sleep Mode: be PT3.7 pin wake up MCU7 pin cannot be awakened MCU.				
		When PT37ITT=0	Always 0. Explanation : When PT37ITT set to 000, the Bit [31] = 0b Inverse DI. Explanation :				
Bit[31]	PT37IDF	When PT37ITT=1	Before entering Sleep Mode, if PT3.7 status is Low, the Bit [31] = 1b				
		When PT37ITT=2	Same as DI. Explanation: Before entering Sleep Mode, if PT3.7 status is High, the Bit [31] = 1b				
		When PT37ITT=3	Same as S1. Explanation: When PT3.7 Potential change, which produce an interrupt is triggered				



	Same as DI. Explanation:
	Before entering Sleep Mode,
When PT37ITT=4	if PT3.7 status is High, the Bit [31] = 1b
	Inverse DI. Explanation:
	Before entering Sleep Mode,
When PT37ITT=5	if PT3.7 status is Low, the Bit [31] = 1b
	Same as DI. Explanation:
	Before entering Sleep Mode,
When PT37ITT=6	if PT3.7 status is High, the Bit [31] = 1b
	Inverse DI. Explanation:
	Before entering Sleep Mode,
When PT37ITT=7	if PT3.7 status is Low, the Bit [31] = 1b

		PT3.N Interrupt c	ondition flag (# represent 6~0)
		When	
		PT3#ITT=0	Always 0
		When	
		PT3#ITT=1	Inverse DI
		When	
		PT3#ITT=2	Same as DI
		When	
Bit[30:24]	PT3#IDF	PT3#ITT=3	Same as S1
		When	
		PT3#ITT=4	Same as DI
		When	
		PT3#ITT=5	Inverse DI
		When	
		PT3#ITT=6	Same as DI
		When	
		PT3#ITT=7	Inverse DI

Bit	Name		Description						
		Port 3.	Port 3.# select the interrupt trigger method (# represent 7~0)						
		000	Disable the GPIO interrupt trig	ger to	not reply to the interrupt.				
Diftosio	PT3#ITT	PT3#ITT	DT2#ITT	001	Rising edge trigger	101	High potential trigger		
Bit[23:0]			010	Falling edge trigger	110	Low potential trigger			
		011	Potential change trigger	111	High potential trigger				
		100	Low potential trigger						



15.4. Analog to digital multiplexing function Switchover Considerations

PT3.2~PT3.7 not only could be used as normal digital function, but can beset and analog function too. While doing the switch of analog function, should notice the setting of register to avoid the normal function using. Overall, PT3OE decides the digital output selection, PT3AIE decides the analog input and output pin selection, PT3PU decides whether to enable the internal rising resistor, and PT3IE decides whether to enable the digital input pin function. The following describes the PT3 settings:

PT3.6/REFO multiplexing pin:

- Designed as analog pin REFO voltage output : control register ENRFO 0x40400[1]=1b, PT3PU6=PT3OE6=PT3IE6=0b, PT3AIE6=1b
- Designed as analog pin REFO voltage input from external:
 control register ENRFO 0x40400[1]=0b, PT3PU6=PT3OE6=PT3IE6=0b, PT3AIE6=1b
- Designed for PT3.6 digital pin input and output functions:
 control register ENRFO 0x40400[1]=0b, PT30E6=1b, PT3IE6=1b, PT3AIE6=0b
- Designed as PT3.6 digital pin input function : control register ENRFO 0x40400[1]=0b, PT30E6=0b, PT3IE6=1b, PT3AIE6=0b
- Designed as PT3.6 digital pin output function : control register ENRFO 0x40400[1]=0b, PT30E6=1b, PT3IE6=0b, PT3AIE6=0b

Use of other GPIOs: (PT3.2~PT3.5, PT3.7 are the same as below) Example PT3.5/AIO7 multiplexing pin

- Designed as AIO7 analog input function: PT3PU5=PT3OE5=PT3IE5=0b, PT3AIE5=1b
- Designed for PT3.5 digital input and output functions: PT3IE5=1b, PT3PU5=0b, PT3OE5=1b, PT3AIE5=0b
- Designed as PT3.5 digital output function: PT3IE5=0b, PT3PU5=0b, PT3OE5=1b, PT3AIE5=0b
- Designed as PT3.5 digital input function: PT3IE5=1b, PT3PU5=1b, PT3OE5=0b, PT3AIE5=0b. (the setting of PT3PU5=1b is to keep the input not floating)



16. GPIO PT6 MANAGEMENT

16.1. Overall description

The PT6 has 8 IO pins, which can be used as the common universal IO ports and PWM, and can also be reused as the LCD function output port. Different reuses need different configurations.




FIG. 16-1 PT6 function block diagram

The PT6 has input and output functions; and different functions should be set by different controllers.

Output mode

The controller PT6xOE can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT6xDO can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled.

Description: Above x represent 0~7, reflect for PT6.0~PT6.7

Input mode

The controller PT6xIE can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit controller is set as <1>, the input mode of the corresponding IO port will be enabled; if it is set as <0>, the input mode of the corresponding IO port will be disabled. Whether the current input mode of the corresponding IO pin is 0 or 1 can be read via the controller PT6xDI. If the IO is set as the input mode and the chip should be connected to the external pull-up resistor; and the IO pin is not allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.

Description: Above x represent 0~7, reflect for PT6.0~PT6.7

LCD mode

The controller SEGx [7:0] determines the output data of the LCD SEGMENT. If the LCD is the 1/8 duty mode, the SEGx[7:0] can determine the 1/8 duty data content; If the LCD is the 1/7 duty mode, the SEGx[6:0] can determine the 1/7 duty data content; If the LCD is the 1/6 duty mode, the SEGx[5:0] can determine the 1/6 duty data content; if the LCD is the 1/5 duty mode, the SEGx[4:0] can determine the 1/5 duty data content; if the LCD is the 1/4 duty mode, the SEGx[3:0] can determine the 1/4 duty data content; if the LCD is the 1/3 duty mode, the SEGx[2:0] can determine the 1/3 duty data content. Description: Above x represent 2~9, reflect for SEG2~SEG9



GPIO Mode Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x50(0x40850)	MASK1	PT61CFG	MASK0	PT60CFG
GPIO Base Address + 0x54(0x40854)	MASK3	PT63CFG	MASK2	PT62CFG
GPIO Base Address + 0x58(0x40858)	MASK5	PT65CFG	MASK4	PT64CFG
GPIO Base Address + 0x5C(0x4085C)	MASK7	PT67CFG	MASK6	PT66CFG

LCD Mode Register Address	31 24	23 16	15 8	7 0	
GPIO Base Address + 0x50(0x40850)	MASK1	SEG3	MASK0	SEG2	
GPIO Base Address + 0x54(0x40854)	MASK3	SEG5	MASK2	SEG4	
GPIO Base Address + 0x58(0x40858)	MASK5	SEG7	MASK4	SEG6	
GPIO Base Address + 0x5C(0x4085C)	MASK7	SEG9	MASK6	SEG8	

LCD Register Address 0x41B04 can determine the setting is the GPIO Mode or the LCD Mode.

16.3. Register function

16.3.1. PT6 register 0

	GPIO Base Address + 0x50 (0x40850)								
Symbol		PT60CFG/ PT61CFG (PT6 Control Register 0)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	-	-	-	PT61OE	PT61IE	PT61DO	PT61DI
RW	R0W-0		RW-0						RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT60OE	PT60IE	PT60DO	PT60DI
RW	R0W-0	0W-0 RW-0						RW-1	

Bit	Name		Description					
		PT6.1 O	PT6.1 Output Enable					
Bit[19]	PT61OE	0	Disable					
		1	Enable					
		PT6.1 In	out Enable					
Bit[18]	PT61IE	0	Disable					
		1	Enable					
		PT6.1 O	utput Data					
Bit[17]	PT61DO	0	Output Low					
		1	Output High					
		PT6.1 In						
Bit[16]	PT61DI	0	Input Low					
		1	Input High					
		PT6.0 Ot	utput Enable					
Bit[3]	PT60OE	PT60OE	0	Disable				
		1	Enable					
		PT6.0 In	out Enable					
Bit[2]	PT60IE	0	Disable					
			Enable					
			utput Data					
Bit[1]	PT60DO	0	Output Low					
		1	Output High					
		PT6.0 In	out Data					
Bit[0]	PT60DI	0	Input Low					
		1	Input High					



	GPIO Base Address + 0x50 (0x40850)								
Symbol		SEG2/SEG3 (PT6 Control Register 0)							
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]					[16]	
Name	MASK		SEG3 Data						
RW	R0W-0		RW-0					RW-1	
Bit	[15:08]	[7]	[7] [6] [5] [4] [3] [2] [1] [0]					[0]	
Name	MASK		SEG2 Data						
RW	R0W-0		RW-0					RW-1	

Bit	Name	Description
Bit[23:16]	SEG 3 Data	LCD Segment 3 Data
DII[23.10]	SEG 3 Dala	Segment Data
Bit[7:0]	SEG 2 Data	LCD Segment 2 Data
Ыц7.0]	SEG 2 Data	Segment Data

16.3.2. PT6 register 1

	GPIO Base Address + 0x54 (0x40854)								
Symbol		PT62CFG/ PT63CFG (PT6 Control Register 1)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	PT63OE PT63IE PT63DO PT63I						PT63DI
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT62OE	PT62IE	PT62DO	PT62DI
RW	R0W-0		RW-0						

Bit	Name		Description
		PT6.3 Ou	utput Enable
Bit[19]	PT63OE	0	Disable
		1	Enable
		PT6.3 Inp	out Enable
Bit[18]	PT63IE	0	Disable
		1	Enable
		PT6.3 Ot	utput Data
Bit[17]	PT63DO	0	Output Low
		1	Output High
			out Data
Bit[16]	PT63DI	0	Input Low
		1	Input High
		PT6.2 Ot	utput Enable
Bit[3]	PT62OE	0	Disable
		1	Enable
		PT6.2 Inp	out Enable
Bit[2]	PT62IE	0	Disable
		1	Enable
			utput Data
Bit[1]	PT62DO	0	Output Low
		1	Output High
		PT6.2 Inp	
Bit[0]	PT62DI	0	Input Low
		1	Input High



	GPIO Base Address + 0x54 (0x40854)								
Symbol			S	EG4/SEG5	(PT6 Contr	ol Register	1)		
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]						[16]
Name	MASK		SEG5 Data						
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK		SEG4 Data						
RW	R0W-0				RW-0				RW-1

Bit	Name	Description
Di#[22:46]	Sit[23:16] SEG 5 Data	LCD Segment 5 Data
DII[23.10]		Segment Data
Bit[7:0]	SEC 4 Data	LCD Segment 4 Data Segment Data
ыц7.0ј	SEG 4 Dala	Segment Data

16.3.3. PT6 register 2

	GPIO Base Address + 0x58 (0x40858)								
Symbol		PT64CFG/ PT65CFG (PT6 Control Register 2)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	-	-	-	PT65OE	PT65IE	PT65DO	PT65DI
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT64OE	PT64IE	PT64DO	PT64DI
RW	R0W-0	RW-0							RW-1

Bit	Name		Description
		PT6.5 Ot	utput Enable
Bit[19]	PT65OE	0	Disable
		1	Enable
		PT6.5 In	out Enable
Bit[18]	PT65IE	0	Disable
		1	Enable
		PT6.5 Ot	utput Data
Bit[17]	PT65DO	0	Output Low
		1	Output High
			out Data
Bit[16]	PT65DI	0	Input Low
		1	Input High
		PT6.4 Ot	utput Enable
Bit[3]	PT64OE	0	Disable
		1	Enable
		PT6.4 In	out Enable
Bit[2]	PT64IE	0	Disable
		1	Enable
			utput Data
Bit[1]	PT64DO	0	Output Low
		1	Output High
		PT6.4 In	
Bit[0]	PT64DI	0	Input Low
		1	Input High



	GPIO Base Address + 0x58 (0x40858)								
Symbol		SEG6/SEG7 (PT6 Control Register 2)							
Bit	[31:24]	[23]	23] [22] [21] [20] [19] [18] [17] [16]						
Name	MASK		SEG7 Data						
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK		SEG6 Data						
RW	R0W-0				RW-0				RW-1

Bit	Name	Description
Di+[22-46]	Bit[23:16] SEG 7 Data	LCD Segment 7 Data
DII[23.10]	SEG / Dala	Segment Data
Bit[7:0]	SEG 6 Data	LCD Segment 6 Data
Ыц7.0]	SEG 6 Data	Segment Data

16.3.4. PT6 register 3

	GPIO Base Address + 0x5C (0x4085C)								
Symbol		PT66CFG/ PT67CFG (PT6 Control Register 3)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	PT670E PT67IE PT67DO PT67D						PT67DI
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT66OE	PT66IE	PT66DO	PT66DI
RW	R0W-0		RW-0						

Bit	Name		Description					
		PT6.7 Ou	utput Enable					
Bit[19]	PT67OE	0	Disable					
		1	Enable					
		PT6.7 Input Enable						
Bit[18]	PT67IE	0	Disable					
		1	Enable					
		PT6.7 Οι	utput Data					
Bit[17]	PT67DO	0	Output Low					
		1	Output High					
		PT6.7 Inp	out Data					
Bit[16]	PT67DI	0	Input Low					
		1	Input High					
		PT6.6 Ot	utput Enable					
Bit[3]	PT66OE	0	Disable					
		1	Enable					
		PT6.6 Inp	out Enable					
Bit[2]	PT66IE	0	Disable					
		1	Enable					
		PT6.6 Ot	utput Data					
Bit[1]	PT66DO	0	Output Low					
		1	Output High					
		PT6.6 Inp						
Bit[0]	PT66DI	0	Input Low					
		1	Input High					



	GPIO Base Address + 0x5C (0x4085C)								
Symbol			S	EG8/SEG9	(PT6 Contr	ol Register	3)		
Bit	[31:24]	[23]	23] [22] [21] [20] [19] [18] [17] [16]						
Name	MASK		SEG9 Data						
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK		SEG8 Data						
RW	R0W-0				RW-0				RW-1

	Bit	Name	Description
Dit	[23:16]	SEG 9 Data	LCD Segment 9 Data
БЩ			Segment Data
Di	it[7:0]	SEC 9 Data	LCD Segment 8 Data
DI	ուլ / .0յ	SEG o Dala	Segment Data



17. GPIO PT7 MANAGEMENT

17.1. Overall description

The PT7 has 8 IO pins, which can be used as the common universal IO ports and PWM, and can also be reused as the LCD function output port, Different reuses need different configurations.




FIG. 17-1 PT7 function block diagram

The PT7 has input and output functions; and different functions should be set by different controllers.

Output mode

The controller PT7xOE can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT7xDO can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled.

Description: Above x represent 0~7, reflect for PT7.0~PT7.7

Input mode

The controller PT7xIE can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit controller is set as <1>, the input mode of the corresponding IO port will be enabled; if it is set as <0>, the input mode of the corresponding IO port will be disabled. Whether the current input mode of the corresponding IO pin is 0 or 1 can be read via the controller PT7xDI. If the IO is set as the input mode and the chip should be connected to the external pull-up resistor; and the IO pin is not allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.

Description: Above x represent 0~7, reflect for PT7.0~PT7.7

LCD mode

The controller SEGx [7:0] determines the output data of the LCD SEGMENT.

If the LCD is the 1/8 duty mode, the SEGx[7:0] can determine the 1/8 duty data content;

If the LCD is the 1/7 duty mode, the SEGx[6:0] can determine the 1/7 duty data content;

If the LCD is the 1/6 duty mode, the SEGx[5:0] can determine the 1/6 duty data content;

if the LCD is the 1/5 duty mode, the SEGx[4:0] can determine the 1/5 duty data content;

if the LCD is the 1/4 duty mode, the SEGx[3:0] can determine the 1/4 duty data content:

if the LCD is the 1/3 duty mode, the SEGx[2:0] can determine the 1/3 duty data content.

Description: Above x represent 10~17, reflect for SEG10~SEG17



GPIO Mode Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x60(0x40860)	MASK1	PT71CFG	MASK0	PT70CFG
GPIO Base Address + 0x64(0x40864)	MASK3	PT73CFG	MASK2	PT72CFG
GPIO Base Address + 0x68(0x40868)	MASK5	PT75CFG	MASK4	PT74CFG
GPIO Base Address + 0x6C(0x4086C)	MASK7	PT77CFG	MASK6	PT76CFG

LCD Mode Register Address	31 2	4 23	16	15	8	7	0
GPIO Base Address + 0x60(0x40860)	MASK1	SE	G11	MAS	SK0	SE	G10
GPIO Base Address + 0x64(0x40864)	MASK3	SE(G13	MAS	SK2	SE	G12
GPIO Base Address + 0x68(0x40868)	MASK5	SE(G15	MAS	SK4	SE	G14
GPIO Base Address + 0x6C(0x4086C)	MASK7	' SE	G17	MAS	SK6	SE	G16

LCD Register Address 0x41B04 can determine the setting is the GPIO Mode or the LCD Mode.

17.3. Register function

17.3.1. PT7 register 0

	GPIO Base Address + 0x60 (0x40860)								
Symbol			PT70C	FG/PT710	CFG (PT7	Control Reg	gister 0)		
Bit	[31:24]	[23]	[22] [21] [20] [19] [18] [17] [16						
Name	MASK	-	-	-	-	PT710E	PT71IE	PT71DO	PT71DI
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT70OE	PT70IE	PT70DO	PT70DI
RW	R0W-0	RW-0							RW-1

Bit	Name		Description
		PT7.1 Ou	utput Enable
Bit[19]	PT71OE	0	Disable
		1	Enable
		PT7.1 Inp	out Enable
Bit[18]	PT71IE	0	Disable
		1	Enable
		PT7.1 Οι	utput Data
Bit[17]	PT71DO	0	Output Low
		1	Output High
		PT7.1 Inp	
Bit[16]	PT71DI	0	Input Low
		1	Input High
		PT7.0 Ot	utput Enable
Bit[3]	PT70OE	0	Disable
		1	Enable
		PT7.0 Inp	put Enable
Bit[2]	PT70IE	0	Disable
		1	Enable
			utput Data
Bit[1]	PT70DO	0	Output Low
		1	Output High
		PT7.0 Inp	
Bit[0]	PT70DI	0	Input Low
		1	Input High



	GPIO Base Address + 0x60 (0x40860)										
Symbol			SE	G10/SEG11	(PT7 Con	trol Registe	er 0)				
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]		
Name	MASK		SEG11 Data								
RW	R0W-0		RW-0						RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK		SEG10 Data								
RW	R0W-0				RW-0				RW-1		
Bit	Na	ame				Description					
Bit[23:16	SI SEC	11 Doto	LCD Segme	nt 11 Data							
DIL[23.10	16] SEG 11 Data		Segment Da	ita							
Di+[7·0]	SEC	10 Data	LCD Segme	LCD Segment 10 Data							
DIL[7.0]	Bit[7:0] SEG 1		Segment Da	ita							

17.3.2. PT7 register 1

When GPIO Mode.

	GPIO Base Address + 0x64 (0x40864)								
Symbol			PT72C	FG/PT730	CFG (PT7	Control Reg	gister 1)		
Bit	[31:24]	[23]	[22] [21] [20] [19] [18] [17] [16]						
Name	MASK	-	-	-	-	PT73OE	PT73IE	PT73DO	PT73DI
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT72OE	PT72IE	PT72DO	PT72DI
RW	R0W-0		RW-0						

Bit	Name		Description
		PT7.3 Ot	utput Enable
Bit[19]	PT73OE	0	Disable
		1	Enable
		PT7.3 Inp	out Enable
Bit[18]	PT73IE	0	Disable
		1	Enable
		PT7.3 Οι	utput Data
Bit[17]	PT73DO	0	Output Low
		1	Output High
		PT7.3 Inp	out Data
Bit[16]	PT73DI	0	Input Low
		1	Input High
		PT7.2 Οι	utput Enable
Bit[3]	PT72OE	0	Disable
		1	Enable
		PT7.2 Inp	out Enable
Bit[2]	PT72IE	0	Disable
		1	Enable
		PT7.2 Οι	utput Data
Bit[1]	PT72DO	0	Output Low
		1	Output High
		PT7.2 Inp	
Bit[0]	PT72DI	0	Input Low
		1	Input High

When LCD Mode

	GPIO Base Address + 0x64 (0x40864)								
Symbol		SEG12/SEG13 (PT7 Control Register 1)							
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]						
Name	MASK				SEG1	3 Data			



RW	R0W-0		RW-0						RW-1
Bit	[15:08]	[7]	[7] [6] [5] [4] [3] [2] [1]						[0]
Name	MASK		SEG12 Data						
RW	R0W-0		RW-0 RW-1						RW-1

Bit	Name	Description
Bit[23:16]	Bit[23:16] SEG 13 Data	LCD Segment 13 Data
DII[23.10]	SEG 13 Dala	Segment Data
D:+[7,0]	4[7.0] OFO 40 Data	LCD Segment 12 Data
Bit[7:0]	SEG 12 Data	Segment Data

17.3.3. PT7 register 2

When GPIO Mode.

	GPIO Base Address + 0x68 (0x40868)									
Symbol		PT74CFG/ PT75CFG (PT7 Control Register 2)								
Bit	[31:24]	[23]] [22] [21] [20] [19] [18] [17]							
Name	MASK	-	-	-	-	PT75OE	PT75IE	PT75DO	PT75DI	
RW	R0W-0				RW-0				RW-1	
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Name	MASK	-	PT740E PT74IE PT74DO						PT74DI	
RW	R0W-0	0W-0 RW-0							RW-1	

Bit	Name	Description
		PT7.5 Output Enable
Bit[19]	PT75OE	0 Disable
		1 Enable
		PT7.5 Input Enable
Bit[18]	PT75IE	0 Disable
		1 Enable
		PT7.5 Output Data
Bit[17]	Bit[17] PT75DO	O Output Low
		1 Output High
		PT7.5 Input Data
Bit[16]	PT75DI	0 Input Low
		1 Input High
		PT7.4 Output Enable
Bit[3]	PT74OE	0 Disable
		1 Enable
		PT7.4 Input Enable
Bit[2]	PT74IE	0 Disable
		1 Enable
		PT7.4 Output Data
Bit[1]	PT74DO	0 Output Low
		1 Output High
		PT7.4 Input Data
Bit[0]	PT74DI	0 Input Low
		1 Input High

When LCD Mode

	GPIO Base Address + 0x68 (0x40868)								
Symbol		SEG14/SEG15 (PT7 Control Register 2)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK		SEG15 Data						
RW	R0W-0		RW-0 RW-1						
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	SEG14 Data							



RW	R0W-0	RW-0	RW-1
Bit	Nar	me Description	

Bit	Name	Description			
Bit[23:16]	SEG 15 Data	LCD Segment 15 Data			
	SEG 15 Data	Segment Data			
D:+[7.0]	SEG 14 Data	LCD Segment 14 Data			
Bit[7:0]	SEG 14 Data	Segment Data			

17.3.4. PT7 register 3

	GPIO Base Address + 0x6C (0x4086C)								
Symbol		PT76CFG/ PT77CFG (PT7 Control Register 3)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	-	-	-	PT77OE	PT77IE	PT77DO	PT77DI
RW	R0W-0		RW-0						RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT76OE	PT76IE	PT76DO	PT76DI
RW	R0W-0	RW-0						RW-1	

Bit	Name	Description						
		PT7.7 Output Enable						
Bit[19]	PT77OE	0	Disable					
		1	Enable					
		PT7.7 In	out Enable					
Bit[18]	PT77IE	0	Disable					
		1	Enable					
		PT7.7 Ot	utput Data					
Bit[17]	PT77DO	0	Output Low					
		1	Output High					
	PT77DI	PT7.7 In	out Data					
Bit[16]		0	Input Low					
		1	Input High					
	PT76OE	PT7.6 Ot	utput Enable					
Bit[3]		0	Disable					
		1	Enable					
	PT76IE	PT7.6 In	out Enable					
Bit[2]		0	Disable					
		1	Enable					
	PT76DO	PT7.6 Ot	utput Data					
Bit[1]		0	Output Low					
		1	Output High					
		PT7.6 In						
Bit[0]	PT76DI	0	Input Low					
		1	Input High					



	GPIO Base Address + 0x6C (0x4086C)								
Symbol		SEG16/SEG17 (PT7 Control Register 3)							
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]						
Name	MASK		SEG17 Data						
RW	R0W-0		RW-0 RW-1						
Bit	[15:08]	[7]	[7] [6] [5] [4] [3] [2] [1]						[0]
Name	MASK	SEG16 Data							
RW	R0W-0	RW-0 RW-1							

Bit	Name	Description
Di+[22:46]	SEG 17 Data	LCD Segment 17 Data
Dit[23.10]	SEG 17 Data	Segment Data
Bit[7:0]	SEG 16 Data	LCD Segment 16 Data
Dit[7.0]	SEG 10 Data	Segment Data



18. GPIO PT8 MANAGEMENT

18.1. Overall description

The PT8 has 8 IO pins, which can be used as the common universal IO ports, and can also be reused as the LCD function output port. Different reuses need different configurations.




FIG. 18-1 PT8 function block diagram

The PT8 has input and output functions; and different functions should be set by different controllers.

Output mode

The controller PT8xOE can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT8xDO can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled.

Description: Above x represent 0~7, reflect for PT8.0~PT8.7

Input mode

The controller PT8xIE can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit controller is set as <1>, the input mode of the corresponding IO port will be enabled; if it is set as <0>, the input mode of the corresponding IO port will be disabled. Whether the current input mode of the corresponding IO pin is 0 or 1 can be read via the controller PT8xDI. If the IO is set as the input mode and the chip should be connected to the external pull-up resistor; and the IO pin is not allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.

Description: Above x represent 0~7, reflect for PT8.0~PT8.7

LCD mode

The controller SEGx [7:0] determines the output data of the LCD SEGMENT.

If the LCD is the 1/8 duty mode, the SEGx[7:0] can determine the 1/8 duty data content;

If the LCD is the 1/7 duty mode, the SEGx[6:0] can determine the 1/7 duty data content;

If the LCD is the 1/6 duty mode, the SEGx[5:0] can determine the 1/6 duty data content;

if the LCD is the 1/5 duty mode, the SEGx[4:0] can determine the 1/5 duty data content;

if the LCD is the 1/4 duty mode, the SEGx[3:0] can determine the 1/4 duty data content;

if the LCD is the 1/3 duty mode, the SEGx[2:0] can determine the 1/3 duty data content.

Description: Above x represent 18~25, reflect for SEG18~SEG25



18.2. Register address

GPIO Mode Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x70(0x40870)	MASK1	PT81CFG	MASK0	PT80CFG
GPIO Base Address + 0x74(0x40874)	MASK3	PT83CFG	MASK2	PT82CFG
GPIO Base Address + 0x78(0x40878)	MASK5	PT85CFG	MASK4	PT84CFG
GPIO Base Address + 0x7C(0x4087C)	MASK7	PT87CFG	MASK6	PT86CFG

LCD Mode Register Address 31 24 23 16 15 8 7							0	
GPIO Base Address + 0x70(0x40870)	MA	SK1	SE	G19	MA	SK0	SE	G18
GPIO Base Address + 0x74(0x40874)	MA	SK3	SE	G21	MA	SK2	SEG20	
GPIO Base Address + 0x78(0x40878)	MA	SK5	SE	G23	MA	SK4	SE	G22
GPIO Base Address + 0x7C(0x4087C)	MA	SK7	SE	G25	MA	SK6	SE	G24

LCD Register Address 0x41B04 can determine the setting is the GPIO Mode or the LCD Mode.

18.3. Register function

18.3.1. PT8 register 0

When GPIO Mode.

GPIO Base Address + 0x70 (0x40870)									
Symbol		PT80CFG/ PT81CFG (PT8 Control Register 0)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	-	-	-	PT81OE	PT81IE	PT81DO	PT81DI
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT80OE	PT80IE	PT80DO	PT80DI
RW	R0W-0	0W-0 RW-0						RW-1	

Bit	Name		Description
		PT8.1 Οι	utput Enable
Bit[19]	PT81OE	0	Disable
		1	Enable
		PT8.1 Inp	out Enable
Bit[18]	PT81IE	0	Disable
		1	Enable
		PT8.1 Οι	utput Data
Bit[17]	PT81DO	0	Output Low
		1	Output High
		PT8.1 Inp	out Data
Bit[16]	PT81DI	0	Input Low
		1	Input High
		PT8.0 Ot	utput Enable
Bit[3]	PT80OE	0	Disable
		1	Enable
		PT8.0 Inp	out Enable
Bit[2]	PT80IE	0	Disable
		1	Enable
		PT8.0 Ot	utput Data
Bit[1]	PT80DO	0	Output Low
		1	Output High
		PT8.0 Inp	out Data
Bit[0]	PT80DI	0	Input Low
		1	Input High

Wilch Ec	D MOGC								
	GPIO Base Address + 0x70 (0x40870)								
Symbol		SEG18/SEG19 (PT8 Control Register 0)							
Bit	[31:24]	31:24] [23] [22] [21] [20] [19] [18] [17] [16]							



Name	MASK		SEG19 Data					
RW	R0W-0		RW-0 RW-1					RW-1
Bit	[15:08]	[7]	[7] [6] [5] [4] [3] [2] [1]					[0]
Name	MASK		SEG18 Data					
RW	R0W-0		RW-0 RW-1					

Bit	Name	Description
Bit[23:16]	SEG 19 Data	LCD Segment 19 Data
DII[23.10]	SEG 19 Data	Segment Data
D:+[7:0]	SEG 18 Data	LCD Segment 18 Data
Bit[7:0]	SEG 16 Data	Segment Data

18.3.2. PT8 register 1

When GPIO Mode.

	GPIO Base Address + 0x74 (0x40874)								
Symbol		PT82CFG/ PT83CFG (PT8 Control Register 1)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	-	-	-	-	PT83OE	PT83IE	PT83DO	PT83DI
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT82OE	PT82IE	PT82DO	PT82DI
RW	R0W-0	RW-0						RW-1	

Bit	Name	Description	on
		PT8.3 Ou	tput Enable
Bit[19]	PT83OE	0	Disable
		1	Enable
		PT8.3 Inp	out Enable
Bit[18]	Bit[18] PT83IE	0	Disable
		1	Enable
		PT8.3 Ou	tput Data
Bit[17]	PT83DO	0	Output Low
		1	Output High
		PT8.3 Inp	
Bit[16]	PT83DI	0	Input Low
		1	Input High
		PT8.2 Ou	tput Enable
Bit[3]	PT82OE	0	Disable
		1	Enable
			out Enable
Bit[2]	PT82IE	0	Disable
		1	Enable
		PT8.2 Ou	ıtput Data
Bit[1]	PT82DO	0	Output Low
		1	Output High
		PT8.2 Inp	
Bit[0]	PT82DI	0	Input Low
		1	Input High

	GPIO Base Address + 0x74 (0x40874)								
Symbol		SEG20/SEG21 (PT8 Control Register 1)							
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]						
Name	MASK		SEG21 Data						
RW	R0W-0		RW-0 RW-1						
Bit	[15:08]	[7]	[7] [6] [5] [4] [3] [2] [1] [0]						



Name	MASK	SEG20 Data	
RW	R0W-0	RW-0	RW-1

Bit	Name	Description
Bit[23:16] SEG 21 Data	LCD Segment 21 Data	
DII[23.10]	SEG 21 Dala	Segment Data
Bit[7:0]	Bit[7:0] SEG 20 Data	LCD Segment 20 Data
- Ειί[7.0]	SEG 20 Data	Segment Data

18.3.3. PT8 register 2

GPIO Base Address + 0x78 (0x40878)									
Symbol		PT84CFG/ PT85CFG (PT8 Control Register 2)							
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]						
Name	MASK	-	-	-	-	PT85OE	PT85IE	PT85DO	PT85DI
RW	R0W-0				RW-0				RW-1
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	-	-	-	-	PT84OE	PT84IE	PT84DO	PT84DI
RW	R0W-0	RW-0							RW-1

Bit	Name	Description	on
		PT8.5 Ou	tput Enable
Bit[19]	PT85OE	0	Disable
		1	Enable
		PT8.5 Inp	out Enable
Bit[18]	PT85IE	0	Disable
		1	Enable
		PT8.5 Ou	tput Data
Bit[17]	PT85DO	0	Output Low
		1	Output High
	PT85DI	PT8.5 Inp	
Bit[16]		0	Input Low
		1	Input High
		PT8.4 Ou	tput Enable
Bit[3]	PT84OE	0	Disable
		1	Enable
		PT8.4 Inp	out Enable
Bit[2]	PT84IE	0	Disable
		1	Enable
		PT8.4 Ou	ıtput Data
Bit[1]	PT84DO	0	Output Low
		1	Output High
		PT8.4 Inp	
Bit[0]	PT84DI	0	Input Low
		1	Input High



	GPIO Base Address + 0x78 (0x40878)									
Symbol		SEG22/SEG23 (PT8 Control Register 2)								
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]							
Name	MASK		SEG23 Data							
RW	R0W-0				RW-0				RW-1	
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Name	MASK		SEG22 Data							
RW	R0W-0		RW-0 RW-1							

Bit	Name	Description
Bit[23:16]	SEG 23 Data	LCD Segment 23 Data
DII[23.10]	SEG 23 Dala	Segment Data
Bit[7:0]	SEG 22 Data	LCD Segment 22 Data
Ыц7.0ј	SEG 22 Dala	Segment Data

18.3.4. PT8 register 3

GPIO Base Address + 0x7C (0x4087C)										
Symbol		PT86CFG/ PT87CFG (PT8 Control Register 3)								
Bit	[31:24]	[23]	23] [22] [21] [20] [19] [18] [17] [16]							
Name	MASK	-	-	-	-	PT87OE	PT87IE	PT87DO	PT87DI	
RW	R0W-0				RW-0				RW-1	
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Name	MASK	-	-	-	-	PT86OE	PT86IE	PT86DO	PT86DI	
RW	R0W-0	RW-0							RW-1	

Bit	Name	Description	on
		PT8.7 Ou	Itput Enable
Bit[19]	PT87OE	0	Disable
		1	Enable
		PT8.7 Inp	out Enable
Bit[18]	PT87IE	0	Disable
		1	Enable
		PT8.7 Ou	itput Data
Bit[17]	PT87DO	0	Output Low
		1	Output High
		PT8.7 Inp	
Bit[16]	PT87DI	0	Input Low
		1	Input High
		PT8.6 Ou	ıtput Enable
Bit[3]	PT86OE	0	Disable
		1	Enable
		PT8.6 Inp	out Enable
Bit[2]	PT86IE	0	Disable
		1	Enable
		PT8.6 Ou	itput Data
Bit[1]	PT86DO	0	Output Low
		1	Output High
		PT8.6 Inp	
Bit[0]	PT86DI	0	Input Low
		1	Input High

HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



	GPIO Base Address + 0x7C (0x4087C)									
Symbol		SEG24/SEG25 (PT8 Control Register 3)								
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]							
Name	MASK		SEG25 Data							
RW	R0W-0				RW-0				RW-1	
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Name	MASK		SEG24 Data							
RW	R0W-0		RW-0 RW-1							

Bit	Name	Description			
Rit[23:16]	SEG 25 Data	LCD Segment 25 Data			
Dit[23.10]	SEG 25 Data	Segment Data			
Bit[7:0]	SEG 24 Data	LCD Segment 24 Data			
Ыц7.0ј	SEG 24 Data	Segment Data			



19. GPIO PT9 MANAGEMENT

19.1. Overall description

The PT9 has 8 IO pins, which can be used as the common universal IO ports, and can also be reused as the LCD function output, and PWM. Different reuses need different configurations.




FIG. 19-1 PT9 function block diagram

The PT9 has input and output functions; and different functions should be set by different controllers.

Output mode

The controller PT9xOE can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT9xDO can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled.

Description: Above x represent 0~7, reflect for PT9.0~PT9.7

Input mode

The controller PT9xIE can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit controller is set as <1>, the input mode of the corresponding IO port will be enabled; if it is set as <0>, the input mode of the corresponding IO port will be disabled. Whether current input mode of the corresponding IO pin is 0 or 1 can be read via the controller PT9xDI. If the IO is set as the input mode and the chip should be connected to the external pull-up resistor; and the IO pin is not allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.

Description: Above x represent 0~7, reflect for PT9.0~PT9.7

LCD mode

The controller SEGx [7:0] determines the output data of the LCD SEGMENT.

If the LCD is the 1/8 duty mode, the SEGx[7:0] can determine the 1/8 duty data content;

If the LCD is the 1/7 duty mode, the SEGx[6:0] can determine the 1/7 duty data content;

If the LCD is the 1/6 duty mode, the SEGx[5:0] can determine the 1/6 duty data content;

if the LCD is the 1/5 duty mode, the SEGx[4:0] can determine the 1/5 duty data content;

if the LCD is the 1/4 duty mode, the SEGx[3:0] can determine the 1/4 duty data content; if the LCD is the 1/3 duty mode, the SEGx[2:0] can determine the 1/3 duty data content.

Description: Above x represent 26~33, reflect for SEG26~SEG33



19.2. Register address

GPIO Mode Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x80(0x40880)	MASK1	PT91CFG	MASK0	PT90CFG
GPIO Base Address + 0x84(0x40884)	MASK3	PT93CFG	MASK2	PT92CFG
GPIO Base Address + 0x88(0x40888)	MASK5	PT95CFG	MASK4	PT94CFG
GPIO Base Address + 0x8C(0x4088C)	MASK7	PT97CFG	MASK6	PT96CFG

LCD Mode Register Address	31	24	23	16	15	8	7	0
GPIO Base Address + 0x80(0x40880)	MAS	SK1	SE	G27	MA	SK0	SE	G26
GPIO Base Address + 0x84(0x40884)	MAS	SK3	SE	G29	MA	SK2	SEG28	
GPIO Base Address + 0x88(0x40888)	MAS	SK5	SE	G31	MA	SK4	SE	G30
GPIO Base Address + 0x8C(0x4088C)	MAS	SK7	SE	3 33	MA	SK6	SE	G32

LCD Register Address 0x41B04 can determine the setting is the GPIO Mode or the LCD Mode.

19.3. Register function

19.3.1. PT9 register 0

When GPIO Mode.

	GPIO Base Address + 0x80 (0x40880)									
Symbol		PT90CFG/ PT91CFG (PT9 Control Register 0)								
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [1							
Name	MASK	-	-	-	-	PT910E	PT91IE	PT91DO	PT91DI	
RW	R0W-0				RW-0				RW-1	
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Name	MASK	-	-	-	-	PT90OE	PT90IE	PT90DO	PT90DI	
RW	R0W-0	RW-0							RW-1	

Bit	Name	Description			
		PT9.1 Output Enable			
Bit[19]	PT910E	0 Disable			
		1 Enable			
		PT9.1 Input Enable			
Bit[18]	PT91IE	0 Disable			
		1 Enable			
		PT9.1 Output Data			
Bit[17]	PT91DO	0 Output Low			
		1 Output High			
		PT9.1 Input Data			
Bit[16]	PT91DI	0 Input Low			
		1 Input High			
		PT9.0 Output Enable			
Bit[3]	PT90OE	0 Disable			
		1 Enable			
		PT9.0 Input Enable			
Bit[2]	PT90IE	0 Disable			
		1 Enable			
		PT9.0 Output Data			
Bit[1]	PT90DO	0 Output Low			
		1 Output High			
		PT9.0 Input Data			
Bit[0]	PT90DI	0 Input Low			
		1 Input High			

	GPIO Base Address + 0x80 (0x40880)	
Symbol	SEG26/SEG27 (PT9 Control Register 0)	



Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]		
Name	MASK		SEG27 Data								
RW	R0W-0		RW-0 RW-1								
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK		SEG26 Data								
RW	R0W-0		RW-0 RW-1								

Bit	Name	Description
Bit[23:16]	SEG 27 Data	LCD Segment 27 Data
DII[23.10]	SEG 21 Dala	Segment Data
Bit[7:0]	SEG 26 Data	LCD Segment 26 Data
Ыц7.0ј	SEG 20 Data	Segment Data

19.3.2. PT9 register 1

GPIO Base Address + 0x84 (0x40884)										
Symbol		PT92CFG/ PT93CFG (PT9 Control Register 1)								
Bit	[31:24]	1:24] [23] [22] [21] [20] [19] [18] [17]								
Name	MASK	-	PT93OE PT93IE PT93DO							
RW	R0W-0				RW-0				RW-1	
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Name	MASK									
RW	R0W-0				RW-0				RW-1	

Bit	Name		Description
		PT9.3 Ou	utput Enable
Bit[19]	PT93OE	0	Disable
		1	Enable
		PT9.3 Inp	out Enable
Bit[18]	PT93IE	0	Disable
		1	Enable
		PT9.3 Ot	utput Data
Bit[17]	PT93DO	0	Output Low
		1	Output High
		PT9.3 Inp	out Data
Bit[16]	PT93DI	0	Input Low
		1	Input High
		PT9.2 Οι	utput Enable
Bit[3]	PT92OE	0	Disable
		1	Enable
		PT9.2 Inp	out Enable
Bit[2]	PT92IE	0	Disable
		1	Enable
		PT9.2 Οι	utput Data
Bit[1]	PT92DO	0	Output Low
		1	Output High
		PT9.2 Inp	out Data
Bit[0]	PT92DI	0	Input Low
		1	Input High



	GPIO Base Address + 0x84 (0x40884)									
Symbol		SEG28/SEG29 (PT9 Control Register 1)								
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]	
Name	MASK		SEG29 Data							
RW	R0W-0				RW-0				RW-1	
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Name	MASK	SEG28 Data								
RW	R0W-0				RW-0				RW-1	

Bit	Name	Description
Bit[23:16] SEG 29	SEG 29 Data	LCD Segment 29 Data
DII[23.10]	SEG 29 Dala	Segment Data
D:+[7:0]		LCD Segment 28 Data
Ыц7.0ј		Segment Data

19.3.3. PT9 register 2

	GPIO Base Address + 0x88 (0x40888)									
Symbol		PT94CFG/ PT95CFG (PT9 Control Register 2)								
Bit	[31:24]	31:24] [23] [22] [21] [20] [19] [18] [17]								
Name	MASK	-	PT95OE PT95IE PT95DO							
RW	R0W-0				RW-0				RW-1	
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Name	MASK	MASK PT940E PT94IE PT94DO								
RW	R0W-0				RW-0				RW-1	

Bit	Name		Description
		PT9.5 O	utput Enable
Bit[19]	PT95OE	0	Disable
		1	Enable
		PT9.5 In	out Enable
Bit[18]	PT95IE	0	Disable
		1	Enable
		PT9.5 O	utput Data
Bit[17]	PT95DO	0	Output Low
		1	Output High
		PT9.5 Inj	out Data
Bit[16]	PT95DI	0	Input Low
		1	Input High
		PT9.4 O	utput Enable
Bit[3]	PT94OE	0	Disable
		1	Enable
		PT9.4 In	out Enable
Bit[2]	PT94IE	0	Disable
		1	Enable
		PT9.4 O	utput Data
Bit[1]	PT94DO	0	Output Low
		1	Output High
		PT9.4 In	
Bit[0]	PT94DI	0	Input Low
		1	Input High



	GPIO Base Address + 0x88 (0x40888)									
Symbol		SEG30/SEG31 (PT9 Control Register 2)								
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]	
Name	MASK		SEG31 Data							
RW	R0W-0				RW-0				RW-1	
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Name	MASK	SEG30 Data								
RW	R0W-0				RW-0				RW-1	

Bit	Name	Description				
Bit[23:16] SEG 31 Data	SEC 31 Data	LCD Segment 31 Data				
Dit[23.10]	SEG 31 Data	Segment Data				
Bit[7:0]	SEG 30 Data	LCD Segment 30 Data				
Ыц7.0]	SEG 30 Data	Segment Data				

19.3.4. PT9 register 3

	GPIO Base Address + 0x8C (0x4088C)									
Symbol		PT96CFG/ PT97CFG (PT9 Control Register 3)								
Bit	[31:24]	1:24] [23] [22] [21] [20] [19] [18] [17]								
Name	MASK	-	PT970E PT97IE PT97DO							
RW	R0W-0				RW-0				RW-1	
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Name	MASK	K PT960E PT96IE PT96DO								
RW	R0W-0				RW-0				RW-1	

Bit	Name	Description	on					
		PT9.7 Οι	Itput Enable					
Bit[19]	PT97OE	0	Disable					
		1	Enable					
		PT9.7 Inp	PT9.7 Input Enable					
Bit[18]	PT97IE	0	Disable					
		1	Enable					
		PT9.7 Ou	itput Data					
Bit[17]	PT97DO	0	Output Low					
		1	Output High					
		PT9.7 Inp						
Bit[16]	PT97DI	0	Input Low					
		1	Input High					
		PT9.6 Ou	ıtput Enable					
Bit[3]	PT96OE	0	Disable					
		1	Enable					
		PT9.6 Inp	out Enable					
Bit[2]	PT96IE	0	Disable					
		1	Enable					
		PT9.6 Ou	itput Data					
Bit[1]	PT96DO	0	Output Low					
		1	Output High					
		PT9.6 Inp						
Bit[0]	PT96DI	0	Input Low					
		1	Input High					

HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



	GPIO Base Address + 0x8C (0x4088C)										
Symbol		SEG32/SEG33 (PT9 Control Register 3)									
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]		
Name	MASK		SEG33 Data								
RW	R0W-0				RW-0				RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK		SEG32 Data								
RW	R0W-0				RW-0				RW-1		

Bit	Name	Description
Di+[22:46]	SEG 33 Data	LCD Segment 33 Data
Dit[23.10]	SEG 33 Dala	Segment Data
Bit[7:0]	SEG 32 Data	LCD Segment 32 Data
Dit[7.0]	SEG 32 Data	Segment Data



20. GPIO PT10 MANAGEMENT

20.1. Overall description

The PT10 has 8 IO pins, which can be used as the common universal IO ports and PWM, and can also be reused as the LCD function output port. Different reuses need different configurations.




FIG. 20-1 PT10 function block diagram

The PT130 has input and output functions; and different functions should be set by different controllers. **Output mode**

The controller PT10xOE can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT10xDO can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled.

Description: Above x represent 0~7, reflect for PT10.0~PT10.7

Input mode

The controller PT10xIE can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit controller is set as <1>, the input mode of the corresponding IO port will be enabled; if it is set as <0>, the input mode of the corresponding IO port will be disabled. If the IO is set as the input mode and the chip should be connected to the external pull-up resistor; and the IO pin is not allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.

Description: Above x represent 0~7, reflect for PT10.0~PT10.7

LCD mode

The controller SEGx [7:0] determines the output data of the LCD SEGMENT.

If the LCD is the 1/8 duty mode, the SEGx[7:0] can determine the 1/8 duty data content;

If the LCD is the 1/7 duty mode, the SEGx[6:0] can determine the 1/7 duty data content;

If the LCD is the 1/6 duty mode, the SEGx[5:0] can determine the 1/6 duty data content;

if the LCD is the 1/5 duty mode, the SEGx[4:0] can determine the 1/5 duty data content;

if the LCD is the 1/4 duty mode, the SEGx[3:0] can determine the 1/4 duty data content;

if the LCD is the 1/3 duty mode, the SEGx[2:0] can determine the 1/3 duty data content.

Description: Above x represent 34~41, reflect for SEG34~SEG41



20.2. Register address

GPIO Mode Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x90(0x40890)	MASK1	PT101CFG	MASK0	PT100CFG
GPIO Base Address + 0x94(0x40894)	MASK3	PT103CFG	MASK2	PT102CFG
GPIO Base Address + 0x98(0x40898)	MASK5	PT105CFG	MASK4	PT104CFG
GPIO Base Address + 0x9C(0x4089C)	MASK7	PT107CFG	MASK6	PT106CFG

LCD Mode Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x90(0x40890)	MASK1	SEG35	MASK0	SEG34
GPIO Base Address + 0x94(0x40894)	MASK3	SEG37	MASK2	SEG36
GPIO Base Address + 0x98(0x40898)	MASK5	SEG39	MASK4	SEG38
GPIO Base Address + 0x9C(0x4089C)	MASK7	SEG41	MASK6	SEG40

LCD Register Address 0x41B08 can determine the setting is the GPIO Mode or the LCD Mode.

20.3. Register function

20.3.1. PT10 register 0

GPIO Base Address + 0x90 (0x40890)											
Symbol		PT100CFG/ PT101CFG (PT10 Control Register 0)									
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]		
Name	MASK	-	PT1010E PT101IE PT101DO								
RW	R0W-0				RW-0				RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK	-	PT100OE PT100IE PT100DO								
RW	R0W-0	W-0 RW-0									

Bit	Name		Description						
		PT10.1 O	utput Enable						
Bit[19]	PT1010E	0	Disable						
		1	Enable						
		PT10.1 In	PT10.1 Input Enable						
Bit[18]	PT101IE	0	Disable						
		1	Enable						
		PT10.1 O	utput Data						
Bit[17]	PT101DO	0	Output Low						
		1	Output High						
		PT10.1 In							
Bit[16]	PT101DI	0	Input Low						
		1	Input High						
		PT10.0 O	utput Enable						
Bit[03]	PT100OE	0	Disable						
		1	Enable						
		PT10.0 In	put Enable						
Bit[02]	PT100IE	0	Disable						
		1	Enable						
			utput Data						
Bit[01]	PT100DO	0	Output Low						
		1	Output High						
		PT10.0 In	-						
Bit[00]	PT100DI	0	Input Low						
		1	Input High						



	GPIO Base Address + 0x90 (0x40890)										
Symbol		SEG34/SEG35 (PT10 Control Register 0)									
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]		
Name	MASK		SEG35 Data								
RW	R0W-0				RW-0				RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK		SEG34 Data								
RW	R0W-0				RW-0				RW-1		

Bit	Name	Description
Bit[23:16] SEG 35 Date	SEC 25 Data	LCD Segment 35 Data
DII[23.10]	SEG 35 Data	Segment Data
Di+[7·0]	SEC 24 Data	LCD Segment 34 Data Segment Data
Bit[7:0]	SEG 34 Data	Segment Data

20.3.2. PT10 register 1

	io modo.										
GPIO Base Address + 0x94 (0x40894)											
Symbol		PT102CFG/ PT103CFG (PT10 Control Register 1)									
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]		
Name	MASK	-	PT103OE PT103IE PT103DO								
RW	R0W-0				RW-0	•		•	RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK	-	PT102OE PT102IE PT102DO						PT102DI		
RW	R0W-0				RW-0				RW-1		

Bit	Name		Description
		PT10.3 O	utput Enable
Bit[19]	PT103OE	0	Disable
		1	Enable
		PT10.3 In	put Enable
Bit[18]	PT103IE	0	Disable
		1	Enable
		PT10.3 O	utput Data
Bit[17]	PT103DO	0	Output Low
		1	Output High
	PT103DI	PT10.3 In	put Data
Bit[16]		0	Input Low
		1	Input High
		PT10.2 O	utput Enable
Bit[3]	PT102OE	0	Disable
		1	Enable
		PT10.2 In	put Enable
Bit[2]	PT102IE	0	Disable
		1	Enable
		PT10.2 O	utput Data
Bit[1]	PT102DO	0	Output Low
		1	Output High
		PT10.2 In	
Bit[0]	PT102DI	0	Input Low
		1	Input High



	GPIO Base Address + 0x94 (0x40894)										
Symbol		SEG36/SEG37 (PT10 Control Register 1)									
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]		
Name	MASK		SEG37 Data								
RW	R0W-0				RW-0				RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK		SEG36 Data								
RW	R0W-0				RW-0				RW-1		

Bit	Name	Description
Di+[22:46]	SEG 37 Data	LCD Segment 37 Data
DII[23.10]		Segment Data
Bit[7:0]	SEG 36 Data	LCD Segment 36 Data
Ыц7.0ј		Segment Data

20.3.3. PT10 register 2

GPIO Base Address + 0x98 (0x40898)											
Symbol		PT104CFG/ PT105CFG (PT10 Control Register 2)									
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16								
Name	MASK	-	PT105OE PT105IE PT105DO								
RW	R0W-0				RW-0				RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK	-	PT104OE PT104IE PT104DO						PT104DI		
RW	R0W-0	RW-0									

Bit	Name	Description	n
		PT10.5 O	utput Enable
Bit[19]	PT105OE	0	Disable
		1	Enable
		PT10.5 In	put Enable
Bit[18]	PT105IE	0	Disable
		1	Enable
		PT10.5 O	utput Data
Bit[17]	PT105DO	0	Output Low
		1	Output High
	PT105DI	PT10.5 In	
Bit[16]		0	Input Low
		1	Input High
		PT10.4 O	utput Enable
Bit[03]	PT104OE	0	Disable
		1	Enable
		PT10.4 In	put Enable
Bit[02]	PT104IE	0	Disable
		1	Enable
		PT10.4 O	utput Data
Bit[01]	PT104DO	0	Output Low
		1	Output High
		PT10.4 In	put Data
Bit[00]	PT104DI	0	Input Low
		1	Input High



	GPIO Base Address + 0x98 (0x40898)										
Symbol		SEG38/SEG39 (PT10 Control Register 2)									
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]		
Name	MASK		SEG39 Data								
RW	R0W-0				RW-0				RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK		SEG38 Data								
RW	R0W-0				RW-0				RW-1		

Bit	Name	Description					
Bit[23:16] SEG 39 Data		CD Segment 39 Data					
DIL[23.16]	SEG 39 Data	Segment Data					
D:+[7:0]	SEG 38 Data	LCD Segment 38 Data					
Bit[7:0]		Segment Data					

20.3.4. PT10 register 3

**********	SI 10 Mode										
GPIO Base Address + 0x9C (0x4089C)											
Symbol		PT106CFG/ PT107CFG (PT10 Control Register 3)									
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17]								
Name	MASK	-	PT107OE PT107IE PT107DO								
RW	R0W-0				RW-0	•		•	RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK	-	DT4000E DT400E DT400D0								
RW	R0W-0	R0W-0 RW-0									

Bit	Name	Descriptio	n
		PT10.7 O	utput Enable
Bit[19]	PT107OE	0	Disable
		1	Enable
		PT10.7 In	put Enable
Bit[18]	PT107IE	0	Disable
		1	Enable
		PT10.7 O	utput Data
Bit[17]	PT107DO	0	Output Low
		1	Output High
	PT107DI	PT10.7 In	
Bit[16]		0	Input Low
		1	Input High
			utput Enable
Bit[03]	PT106OE	0	Disable
		1	Enable
		PT10.6 In	put Enable
Bit[02]	PT106IE	0	Disable
		1	Enable
		PT10.6 O	utput Data
Bit[01]	PT106DO	0	Output Low
		1	Output High
		PT10.6 In	
Bit[00]	PT106DI	0	Input Low
		1	Input High

HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



	GPIO Base Address + 0x9C (0x4089C)										
Symbol		SEG40/SEG41 (PT10 Control Register 3)									
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]		
Name	MASK		SEG41 Data								
RW	R0W-0				RW-0				RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK		SEG40 Data								
RW	R0W-0				RW-0				RW-1		

Bit	Name	Description
Di+[22:46]	SEG 41 Data	LCD Segment 41 Data
DII[23.10]		Segment Data
Bit[7:0]	SEG 40 Data	LCD Segment 40 Data
Біц7.0]		Segment Data



21. GPIO PT13 MANAGEMENT

21.1. Overall description

The PT13 has 8 IO pins, which can be used as the common universal IO ports, and can also be reused as the LCD function output port. Different reuses need different configurations.




FIG. 20-1 PT13 function block diagram

The PT13 has input and output functions; and different functions should be set by different controllers. **Output mode**

The controller PT13xOE can enable or disable the output mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit of the IO port is set as <1>, the output mode of the corresponding IO port will be enabled; if it is set as <0>, the output mode of the corresponding IO port will be disabled. The control bit PT13xDO can determine whether the output status of the pin of the corresponding IO port is 1 or 0. Under the low-power mode, if the IO should enable the output mode, the output status can be set according to the peripheral circuit to decrease the power consumption of the chip. During the mode, the internal pull-up resistor of the IO cannot be enabled, and the input mode and the output mode cannot be enabled at the same time; therefore, when the output mode is enabled, the input mode of the IO port should be disabled.

Description: Above x represent 0~7, reflect for PT13.0~PT13.7

Input mode

The controller PT13xIE can enable or disable the input mode of each IO port, and each bit is corresponding to each IO port pin. If the corresponding bit controller is set as <1>, the input mode of the corresponding IO port will be enabled; if it is set as <0>, the input mode of the corresponding IO port will be disabled. If the IO is set as the input mode and the chip should be connected to the external pull-up resistor; and the IO pin is not allowed to be floating in order to prevent from the electric leakage of the chip. Especially in the low-power mode, it is suggested the IO pin should be set as the input mode. If it serves as the analog signal input port, it is not necessary to set the corresponding IO pin as the input mode. The output mode of the IO pin should be disabled before its input mode is enabled.

Description: Above x represent 0~7, reflect for PT13.0~PT13.7

LCD mode

The controller SEGx[7:0] determines the LCD SEGMENT output data. If the LCD is 1/8 Duty mode, all PT13 are designed to be used as COM PORT SEG0 only supports 1/3 duty, 1/4duty SEG1 only supports 1/3 duty, 1/4 duty, 1/5duty. SEG42 only supports 1/3 duty, 1/4 duty, 1/5duty, 1/6duty. SEG43 only supports 1/3 duty, 1/4 duty, 1/5duty, 1/6duty, 1/7 duty.



21.2. Register address

GPIO Mode Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0xC0(0x408C0)	MASK1	PT131CFG	MASK0	PT130CFG
GPIO Base Address + 0xC4(0x408C4)	MASK3	PT133CFG	MASK2	PT132CFG
GPIO Base Address + 0xC8(0x408C8)	MASK5	PT135CFG	MASK4	PT134CFG
GPIO Base Address + 0xCC(0x408CC)	MASK5	PT137CFG	MASK4	PT136CFG

LCD Mode Register Address	31	24	23	16	15	8	7	0
GPIO Base Address + 0xC8(0x408C8)	MA	SK5	SE	G1	MA:	//ASK4		G0
GPIO Base Address + 0xCC(0x408CC)	MA	SK5	SE	G43	MA:	SK4	SE	G42

LCD Register Address 0x41B08 can determine the setting is the GPIO Mode or the LCD Mode.

21.3. Register function

21.3.1. PT13 register 0

When GPIO Mode.

	GPIO Base Address + 0xC0 (0x408C0)											
Symbol		PT130CFG/ PT131CFG (PT13 Control Register 0)										
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16									
Name	MASK	-	PT1310E PT131IE PT131DO									
RW	R0W-0				RW-0)			RW-1			
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Name	MASK	-	-	-	-	PT130OE	PT130IE	PT130DO	PT130DI			
RW	R0W-0	DW-0 RW-0							RW-1			

Bit	Name		Description				
		PT13.1 O	PT13.1 Output Enable				
Bit[19]	PT1310E	0	Disable				
		1	Enable				
		PT13.1 In	put Enable				
Bit[18]	PT131IE	0	Disable				
		1	Enable				
		PT13.1 O	utput Data				
Bit[17]	PT131DO	0	Output Low				
		1	Output High				
		PT13.1 In	put Data				
Bit[16]	PT131DI	0	Input Low				
		1	Input High				
		PT13.0 O	utput Enable				
Bit[3]	PT130OE	0	Disable				
		1	Enable				
		PT13.0 In	put Enable				
Bit[2]	PT130IE	0	Disable				
		1	Enable				
		PT13.0 O	utput Data				
Bit[1]	PT130DO	0	Output Low				
		1	Output High				
		PT13.0 In	•				
Bit[0]	PT130DI	0	Input Low				
		1	Input High				

When LCD Mode PT13.0=COM0 \ PT13.1=COM1 \ \cdot



21.3.2. PT13 register 1

When GPIO Mode.

	GPIO Base Address + 0xC4 (0x408C4)											
Symbol		PT132CFG/ PT133CFG (PT13 Control Register 1)										
Bit	[31:24]	[23]	[23] [22] [21] [20] [19] [18] [17] [16]									
Name	MASK	-	PT1330E PT133IE PT133DO P									
RW	R0W-0				RW-0)			RW-1			
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Name	MASK	PT1320E PT132IE PT132DO										
RW	R0W-0				RW-0)			RW-1			

Bit	Name		Description						
		PT13.3 O	utput Enable						
Bit[19]	PT1330E	0	Disable						
		1	Enable						
		PT13.3 In	PT13.3 Input Enable						
Bit[18]	PT133IE	0	Disable						
		1	Enable						
		PT13.3 O	utput Data						
Bit[17]	PT133DO	0	Output Low						
		1	Output High						
		PT13.3 In	•						
Bit[16]	PT133DI	0	Input Low						
		1	Input High						
		PT13.2 O	utput Enable						
Bit[3]	PT1320E	0	Disable						
		1	Enable						
		PT13.2 Ir	put Enable						
Bit[2]	PT132IE	0	Disable						
		1	Enable						
			utput Data						
Bit[1]	PT132DO	0	Output Low						
		1	Output High						
		PT13.2 In	•						
Bit[0]	PT132DI	0	Input Low						
		1	Input High						

When LCD Mode PT13.2=COM2 \cdot PT13.3=COM3.

21.3.3. PT13 register 2

	GPIO Base Address + 0xC8 (0x408C8)											
Symbol		PT134CFG/ PT135CFG (PT13 Control Register 2)										
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]			
Name	MASK	-	-	-	-	PT1350E	PT135IE	PT135DO	PT135DI			
RW	R0W-0				RW-0				RW-1			
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Name	MASK	-	PT1340E PT134IE PT134DO									
RW	R0W-0				RW-0				RW-1			

Bit	Name	Description	
Bit[19]	PT135OE	PT13.5 Output Enable	
Dif[19]	FII35UE	0 Disable	



Bit	Name		Description				
		1	Enable				
		PT13.5 Input Enable					
Bit[18]	PT135IE	0	Disable				
		1	Enable				
		PT13.5 O	utput Data				
Bit[17]	PT135DO	0	Output Low				
		1	Output High				
		PT13.5 In	put Data				
Bit[16]	PT135DI	0	Input Low				
		1	Input High				
		PT13.4 O	utput Enable				
Bit[03]	PT134OE	0	Disable				
		1	Enable				
		PT13.4 In	put Enable				
Bit[02]	PT134IE	0	Disable				
		1	Enable				
		PT13.4 O	utput Data				
Bit[01]	PT134DO	0	Output Low				
		1	Output High				
		PT13.4 In	put Data				
Bit[00]	PT134DI	0	Input Low				
		1	Input High				

	GPIO Base Address + 0xC8 (0x408C8)											
Symbol		SEG0/SEG1 (PT13 Control Register 2)										
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]			
Name	MASK	-	- SEG1 Data									
RW	R0W-0				RW-0				RW-1			
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Name	MASK	-	SEG0 Data									
RW	R0W-0				RW-0				RW-1			

Bit	Name	Description
Di+[20-46]		LCD Segment 1 Data (support 1/3 or 1/4 or 1/5 duty mode)
DII[20.16]	SEG I Dala	Segment Data
Bit[03:00]	SEG 0 Data	LCD Segment 0 Data (support 1/3 or 1/4 duty mode)
DII[U3.UU]	SEG U Dala	Segment Data

21.3.4. PT13 register 3

	GPIO Base Address + 0xCC (0x408CC)											
Symbol		PT136CFG/ PT137CFG (PT13 Control Register 3)										
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]			
Name	MASK	-	-	-	-	PT1370E	PT137IE	PT137DO	PT137DI			
RW	R0W-0				RW-0				RW-1			
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
Name	MASK	-	PT136OE PT136IE PT136DO									
RW	R0W-0				RW-0				RW-1			

Bit	Name		Description
		PT13.7 O	utput Enable
Bit[19]	PT1370E	0	Disable
		1	Enable
Bit[18]	PT137IE	PT13.7 In	put Enable



Bit	Name		Description			
		0	Disable			
		1	Enable			
		PT13.7 O	utput Data			
Bit[17]	PT137DO	0	Output Low			
		1	Output High			
		PT13.7 In	put Data			
Bit[16]	PT137DI	0	Input Low			
		1	Input High			
		PT13.6 Output Enable				
Bit[03]	PT136OE	0	Disable			
		1	Enable			
		PT13.6 In	put Enable			
Bit[02]	PT136IE	0	Disable			
		1	Enable			
		PT13.6 O	utput Data			
Bit[01]	PT136DO	0	Output Low			
		1	Output High			
		PT13.6 In	put Data			
Bit[00]	PT136DI	0	Input Low			
		1	Input High			

	GPIO Base Address + 0xCC (0x408CC)										
Symbol		SEG42/SEG43 (PT13 Control Register 3)									
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]		
Name	MASK	-			S	EG43 Data	a				
RW	R0W-0				RW-0				RW-1		
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
Name	MASK	-	-	- SEG42 Data							
RW	R0W-0				RW-0				RW-1		

Bit	Name	Description				
Di+[22:46]	SEC 42 Data	LCD Segment 43 Data (support 1/3 or 1/4 or 1/5 or 1/6 or 1/7 duty mode) Segment Data				
BIL[22.16] SEG 43 Dai		Segment Data				
Di+[05:00]	SEG 42 Data	LCD Segment 42 Data (support 1/3 or 1/4 or 1/5 or 1/6 duty mode)				
ыцоэ.оој		LCD Segment 42 Data (support 1/3 or 1/4 or 1/5 or 1/6 duty mode) Segment Data				



22. GPIO MANAGEMENT

22.1. Overall description

The chip has multiple universal IO ports, and most of them have reuse functions; their reuse functions should be controlled by the registers. The chapter will introduce the control of the reuse functions of the IO ports.

Each IO port has multiple reuse functions but only one of these functions can work at a time; thus, if it is not necessary to use the reuse functions, please remember to disable them for other functions. However, some reuse functions can work together, such as PT2; when they are set as the external input ports; they can be set as the input ports of the IIC, SPI and UART, etc. Please note that the above situation is on the condition that they are set as the input ports; in this way, the external interrupt functions generated by communication can be realized by the communication signals and the external interrupt functions.

In general, the reuse functions should be used on a group basis and only one group can work at a time. If the SPI function is used, the CS_3, CK_3, MISO_3 and MOSI_3 are the first group, and the CS_4, CK_4, MISO_4 and MOSI_4 are the second group, and so on. When using the SPI, the user can select the first group or the second group according to the actual requirements but only one group can work at a time. When the user needs use the communication SPI, I2C, UART and the like, the user can set the SPI to use the first group (CS_3, CK_3, MISO_3 and MOSI_3), set the I2C to use the third group (SCL_7 and SDA_7), and set the UART to use the fourth group (Tx2_4 and Rx2_4). In this way, the desired effect can be achieved by the different configuration of the pins.

The following table lists the Multiplexing functions of all IO pins and their priority level; 0 stands for the highest level and 6 stands for the lowest level.

Function	INT	GPIO	Timer C Capture	Special Function	SPI	I ² C	UART	Analog	Timer B/B2 PWM
Output Priority	I/P	I/P	I/P	0	1	2	3	4	5
PT1.0	INT1.0	DIO	TCI1_1		CS_1	SCL_1	Tx_1		PWM0_1
PT1.1	INT1.1	DIO	TCI2_1		CK_1	SDA_1	Rx_1		PWM1_1
PT1.2	INT1.2	DIO	TCI1_2		MISO_1	SCL_2	Tx2_1		PWM2_1
PT1.3	INT1.3	DIO	TCI2_2		MOSI_1	SDA_2	Rx2_1		PWM3_1
PT1.4	INT1.4	DIO	TCI1_3		CS_2	SCL_3	Tx_2		PWM0_2
PT1.5	INT1.5	DIO	TCI2_3		CK_2	SDA_3	Rx_2		PWM1_2
PT1.6	INT1.6	DIO	TCI1_4		MISO_2	SCL_4	Tx2_2		PWM2_2
PT1.7	INT1.7	DIO	TCI2_4		MOSI_2	SDA_4	Rx2_2		PWM3_2
PT2.0	INT2.0	DIO	TCI1_5		CS_3	SCL_5	Tx_3		PWM0_3
PT2.1	INT2.1	DIO	TCI2_5		CK_3	SDA_5	Rx_3		PWM1_3
PT2.2	INT2.2	DIO	TCI1_6		MISO_3	SCL_6	Tx2_3		PWM2_3
PT2.3	INT2.3	DIO	TCI2_6	LVDOO	MOSI_3	SDA_6	Rx2_3		PWM3_3
PT2.4	INT2.4	DIO	TCI1_7	LS_XOUT	CS_4	SCL_7	Tx_4		PWM0_4
PT2.5	INT2.5	DIO	TCI2_7	LS_XIN	CK_4	SDA_7	Rx_4		PWM1_4
PT2.6	INT2.6	DIO	TCI1_8	HS_XIN	MISO_4	SCL_8	Tx2_4		PWM2_4
PT2.7	INT2.7	DIO	TCI2_8	HS_XOUT	MOSI_4	SDA_8	Rx2_4		PWM3_4
PT3.0	INT3.0	DIO		ECK					
PT3.1	INT3.1	DIO		EDIO					
PT3.2	INT3.2	DIOAI						AIO4	
PT3.3	INT3.3	DIOAI						AIO5	
PT3.4	INT3.4	DIOAI						AIO6	



Function	INT	GPIO	Timer C Capture	Special Function	SPI	I ² C	UART	Analog	Timer B/B2 PWM
Output Priority	I/P	I/P	I/P	0	1	2	3	4	5
PT3.5	INT3.5	DIOAI						AIO7	
PT3.6	INT3.6	DIOAIO						REFO	
PT3.7	INT3.7	DIOAI						AIO8/LVDIN	
AIO0		Al						AIO0	
AIO1		Al						AIO1	
AIO2		Al						AIO2	
AIO3		Al						AIO3	
PT13.0		DIOAO		COM 0					
PT13.1		DIOAO		COM 1					
PT13.2		DIOAO		COM 2					
PT13.3		DIOAO		COM 3					
PT13.4		DIOAO		COM 4/ SEG 0					
PT13.5		DIOAO		COM 5/ SEG 1					
PT13.6		DIOAO		COM 6/ SEG 42					
PT13.7		DIOAO		COM 7/ SEG 43					
PT6.0		DIOAO	TCI3_1	SEG 2	CS_5		Tx_5		PWM0_5
PT6.1		DIOAO		SEG 3	CK_5		Rx_5		PWM1_5
PT6.2		DIOAO	TCl3_2	SEG 4	MISO_5		Tx2_5		PWM2_5
PT6.3		DIOAO		SEG 5	MOSI_5		Rx2_5		PWM3_5
PT6.4		DIOAO		SEG 6					
PT6.5		DIOAO		SEG 7					
PT6.6		DIOAO		SEG 8					
PT6.7		DIOAO		SEG 9					
PT7.0		DIOAO		SEG 10					
PT7.1		DIOAO		SEG 11					
PT7.2		DIOAO		SEG 12					
PT7.3		DIOAO		SEG 13					
PT7.4		DIOAO	TCI3_3	SEG 14	CS_6		Tx_6		PWM0_6
PT7.5		DIOAO		SEG 15	CK_6		Rx_6		PWM1_6
PT7.6		DIOAO	TCI3_4	SEG 16	MISO_6		Tx2_6		PWM2_6
PT7.7		DIOAO		SEG 17	MOSI_6		Rx2_6		PWM3_6
PT8.0		DIOAO		SEG 18	CS_8		Tx_8		PWM0_8
PT8.1		DIOAO		SEG 19	CK_8		Rx_8		PWM1_8



Function	INT	GPIO	Timer C Capture	Special Function	SPI	I ² C	UART	Analog	Timer B/B2 PWM
Output Priority	I/P	I/P	I/P	0	1	2	3	4	5
PT8.2		DIOAO		SEG 20	MISO_8		Tx2_8		PWM2_8
PT8.3		DIOAO		SEG 21	MOSI_8		Rx2_8		PWM3_8
PT8.4		DIOAO		SEG 22					
PT8.5		DIOAO		SEG 23					
PT8.6		DIOAO		SEG 24					
PT8.7		DIOAO		SEG 25					
PT9.0		DIOAO	TCI3_5	SEG 26	CS_7		Tx_7		PWM0_7
PT9.1		DIOAO		SEG 27	CK_7		Rx_7		PWM1_7
PT9.2		DIOAO	TCI3_6	SEG 28	MISO_7		Tx2_7		PWM2_7
PT9.3		DIOAO		SEG 29	MOSI_7		Rx2_7		PWM3_7
PT9.4		DIOAO		SEG 30					
PT9.5		DIOAO		SEG 31					
PT9.6		DIOAO		SEG 32					
PT9.7		DIOAO		SEG 33					
PT10.0		DIOAO		SEG 34					
PT10.1		DIOAO		SEG 35					
PT10.2		DIOAO		SEG 36					
PT10.3		DIOAO		SEG 37					
PT10.4		DIOAO	TCI3_7	SEG 38					
PT10.5		DIOAO		SEG 39					
PT10.6		DIOAO	TCI3_8	SEG 40					
PT10.7		DIOAO		SEG 41					

Table 22-1 IO pin Multiplexing functions and priority levels



22.2. Register address

GPIO Register Address	31 24	23 16	15 8	7 0
GPIO Base Address + 0x40(0x40840)	MASK1	GPIOMCR1	MASK0	GPIOMCR0
GPIO Base Address + 0x44(0x40844)	MASK3	GPIOMCR3	MASK2	GPIOMCR2
GPIO Base Address + 0x48(0x40848)	MASK5	GPIOMCR5	MASK4	GPIOMCR4
GPIO Base Address + 0x4C(0x4084C)	MASK7	GPIOMCR7	MASK6	GPIOMCR6

22.3. Register function

22.3.1. GPIO Multiplexing function control register 0

	GPIO Base Address + 0x40 (0x40840)										
Symbol		GPIOMCR0/ GPIOMCR1 (GPIO multiplex Control Register 0)									
Bit	[31:24]	[23:22]	[21]	[20]	[19]	[18]	[17]	[16]			
Name	MASK	-	-					Rsv			
RW	R0W-0	-	-	-	-	-	-	RW-0			
Bit	[15:08]	[7	:5]		[4:2]		[1]	[0]			
Name	MASK	PTCT	C[2:0]	PTPW[2:0]			PTPW1E	PTPW0E			
RW	R0W-0		RW-0								

Bit	Name		Description							
		Capture comp	arator siç	gnal inpu	t end IO s	election				
		PTCTC[2:0]	TCI1	TCI2	TCI3					
D:4[7.5]	DTOTO	000	PT1.0	PT1.1	PT6.0					
Bit[7:5]	PTCTC	001	PT1.2	PT1.3	PT6.2					
		010	PT1.4	PT1.5	PT7.4					
		011	PT1.6	PT1.7	PT7.6					
		100	PT2.0	PT2.1	PT9.0					
		101	PT2.2	PT2.3	PT9.2					
		110	PT2.4	PT2.5	PT10.4					
		111	PT2.6	PT2.7	PT10.6					
		PWM output e	na 10 po	rt seiecti	on					
		DEDIAGO OL	DIMARA	D14/3.54	1					
		PTPW[2:0]	PWM0	PWM1	4					
Bit[4:2]	PTPW	000	PT1.0 PT1.4	PT1.1 PT1.5						
טונן ד. בן	111 00	010	PT1.4 PT2.0	PT2.1						
		010	PT2.4	PT2.5						
		100	PT6.0	PT6.1						
		101	PT7.4	PT7.5						
		110	PT9.0	PT9.1						
		111	PT8.0	PT8.1						
		PWM 1 IO por			ntrol					
Bit[1]	PTPW1E				n the IO p	oort)				
[.]						the PTPW)				
		PWM 0 IO por								
Bit[0]	PTPW0E				the IO po	rt)				
[•]						the PTPW)				
			(J. J. P.O.						



22.3.2. GPIO Multiplexing function control register 1

		GPIO Base Addre	ess + 0x44 (0x408	344)			
Symbol	Symbol GPIOMCR2/ GPIOMCR3 (GPIO Multiplex Control Register 1)						
Bit	[31:24]	[23	:20]	[19:17]	[16]		
Name	MASK		-	I2CPTS	I2CPTEn		
RW	R0W-0		-	RW-0			
Bit	[15:08]	[7:5]	[4]	[3:1]	[0]		
Name	MASK	PTCSP	PTSPE	PTUR	PTURE		
RW	R0W-0			RW-0			

Bit	Name			Desc	cription			
		I2C communicati	on IO port s					
			<u></u>					
		I2CPTS[2:0]	SCL	SDA]			
		000	PT1.0	PT1.1	1			
Bit[19:17]	I2CPTS	001	PT1.2	PT1.3				
		010	PT1.4	PT1.5				
		011	PT1.6	PT1.7				
		100	PT2.0	PT2.1				
		101	PT2.2	PT2.3]			
		110	PT2.4	PT2.5]			
		111	PT2.6	PT2.7				
	I2CPTEn	I2C communication IO port Multiplexing function enable control						
Bit[16]			e (no signal					
Dit[10]					as the I2C c	ommunicatio	on port and the IO	
			set by the I2					
		SPI communicati	on IO port s	election				
		PTCSP[2:0]	CS	CK	MISO	MOSI		
		000	PT1.0	PT1.1	PT1.2	PT1.3		
		001	PT1.4	PT1.5	PT1.6	PT1.7		
		010	PT2.0	PT2.1	PT2.2	PT2.3		
Bit[7:5]	PTCSP	011	PT2.4	PT2.5	PT2.6	PT2.7		
		100	PT6.0	PT6.1	PT6.2	PT6.3		
		101	PT7.4	PT7.5	PT7.6	PT7.7		
		110	PT9.0	PT9.1	PT9.2	PT9.3		
		111	PT8.0	PT8.1	PT8.2	PT8.3		
		MISO: Master inp						
		MOSI: Master ou						
		SPI communicati				control		
Bit[4]	PTSPE			as a comm		ODL	-1	
							nication port, and	
1 the communication IO port is set by the PTCSP.)								
Bit[3:1]	PTUR	JART communication IO port selection						



		PTUR[2:0]	TX	RX		
		000	PT1.0	PT1.1		
		001	PT1.4	PT1.5		
		010	PT2.0	PT2.1		
		011	PT2.4	PT2.5		
		100	PT6.0	PT6.1		
		101	PT7.4	PT7.5		
		110	PT9.0	PT9.1		
		111	PT8.0	PT8.1		
EUART communication IO Multiplexing function enable control						
Bit[0]	PTURE	0 Disable (only used as a common IO port)				
ыцој	PIURE			rt is Multiple		
		1 and th	ne communi	cation IO po		

22.3.3. GPIO Multiplexing function control register 2

	GPIO Base Address + 0x48 (0x40848)										
Symbol	GPIOMCR4/GPIOMCR5 (GPIO Multiplex Control Register 2)										
Bit	[31:16]										
Name	-										
RW			-								
Bit	[15:08]	[7:6]	[5]	[4:2]	[1]	[0]					
Name	MASK	-	PTCI3E	PTPW2	PTPW3E	PTPW2E					
RW	R0W-0	R0W-0 - RW-0									

Bit	Name		Description						
Bit[5]	PTCI3E		TCI 3 mode control The TCI3 is the same with the TCI1.						
Dit[O]	FICISE	1 The TCI3 is the same with the TCI1. The TCI3 is the same with the TCI1.							
		PWM communica			by the FTOTO.				
			ж						
		PTPW2[2:0]	PWM2	PWM3					
	PTPW2	000	PT1.2	PT1.3					
Bit[4:2]		001	PT1.6	PT1.7					
			010	PT2.2	PT2.3				
		011	PT2.6	PT2.7					
		100	PT6.2	PT6.3					
		101	PT7.6	PT7.7					
		110	PT9.2	PT9.3					
		111	PT8.2	PT8.3					
		GPIO PWM3 con	trol switch						
Bit[1]	PTPW3E	0 Disabl	e						
		1 Enable							
		GPIO PWM2 con	trol switch						
Bit[0]	PTPW2E	0 Disabl	е						
		1 Enable	е						



22.3.4. GPIO Multiplexing function control register 3

GPIO Base Address + 0x4C (0x4084C)							
Symbol	GPIO	MCR6/GPIOMCR7 (GPIO	Multiplex Control Regis	ter 3)			
Bit		[31:1	6]				
Name		•					
RW	-						
Bit	[15:08]	[7:4]	[3:1]	[0]			
Name	MASK	PTUR2E					
RW	MASK - PTUR2 PTUR2E R0W-0 - RW-0						

Bit	Name	Description					
		UART2 communi	cation IO port se	lection			
		PTUR2[2:0]	TX2	RX2			
		000	PT1.2	PT1.3			
Bit[3:1]	PTUR2	001	PT1.6	PT1.7			
		010	PT2.2	PT2.3			
		011	PT2.6	PT2.7			
		100	PT6.2	PT6.3			
		101	PT7.6	PT7.7			
		110	PT9.2	PT9.3			
		111	PT8.2	PT8.3			
		GPIO UART2 coi	ntrol switch				
Bit[0]	PTUR2E	0 Disabl	е				
		1 Enable	Э				

Note:

- 1. PTSPE and PTCSP related SPI I/O Port has the highest priority, when the associated I/O Port is selected as SPI purposes; the other IP and GPIO setting are invalid.
- 2. I2CPTEn and I2CPTS related I2C I/O Port has the highest priority, when the associated I/O Port is selected as I2C purposes, Addition to other IP SPI and GPIO settings are invalid.
- 3. Only limited I/O Port of output section, UART for the third priority, ADC fifth priority, PWM for the sixth priority, GPIO is the lowest priority.



23. ΣΔ 24-BIT A/D CONVERTER (ADC)

23.1. Overall description

The chip has an embedded high-performance 24-bit A/D converter (24-bit $\Sigma\Delta$ ADC). ADC gain setting range is 1 ~ 128. The sampling rate of the ADC can be set by the register. The highest designed sampling rate is 1MHz per second. It has a 3-stage regulator for filtering the quantized noise of the regulator. The programmable range of the over-sampling rate of the ADC is 64~32768. It is designed to measure the sensors with extremely small signals, such as strain meter, pressure gauge and industry process control.

Note that although the ADC sampling rate can be set HS_CK frequency source to do a higher sampling rate selection, ADC clock source comes from HS_CK

In the datasheet, ENOB specification of the test condition is A/D CLOCK = 1MHz;

(HS_CK)4.147MHz/(ADCD)4=(A/D CLOCK)1MHz. Higher ADC clock source result in lower than expected specification. It is recommended to set the sampling frequency at the 1MHz.

Features:

The sampling frequency may be provided 250 KHZ ~ 1MHz

The resolution of the effective number (ENOB) of bits is up to 21 bits;

The lowest input noise is 65nV RMS;

The settable over-sampling rate is 64~32768;

The highest output rate is 15 KHz;

The multiplier gain of the built-in low-noise programmable gain amplifier is 1~128;

Built-in temperature sensor is provided;

Built-in 4-bit DAC to adjust the offset;

3-stage comb filter is provided.







FIG. 23-1 ADC function block diagram



23.1.1. Fully differential signal input end

The input signal of the ADC is fully differential input mode; in other words, the input end is composed of the positive input end and the negative input end. When the magnifying power of the ADC is 1, the input impedance of the signal input end of the ADC is 100K. The positive and negative signal input channels can be selected via the controllers ADINP [3:0] and ADINN [3:0]; however, the positive input end can only select one signal input channel at a time, and the negative input end can only select one signal input channel at a time. The positive and negative input ends can select the same input channel; in this way, the differential signal is close to 0 and only the offset is left. The following figure lists the signal input channels of the positive and negative ends.



ADINP[3:0]	Positive Channel	ADINN[3:0]	Negative Channel
0000	AIO0	0000	AIO0
0001	AIO1	0001	AIO1
0010	AIO2	0010	AIO2
0011	AIO3	0011	AIO3
0100	REFO_I	0100	REFO_I
0101	VDD5V/10	0101	VSS
0110	TSP0	0110	TSN0
0111	TSP1	0111	TSN1
1000	VDDA	1000	VDDA
1001	AIO4	1001	AIO4
1010	AIO5	0110	AIO5
1011	AIO6	0111	AIO6
1100	AIO7	1000	AIO7
1101	AIO8	1001	AIO8
1110	VSS	1110	-
1111	-	1111	-

FIG. 23-2 ADC signal input channel

ADINN



The input signal is internally amplified and transferred, so the voltage range of the input signal is also limited. So as to obtain high resolution and linearity of the ADC outputs, it is suggested the differential voltage of the input signal be $\Delta SI=\pm 0.9^*\Delta VREF$ ($\Delta SI=INP-INN$). The input signal voltages are as shown in the following table.

External input channel	Voltage input range
ADINP	$VSS-0.2V \leq INP \leq VDDA$
ADINN	VSS-0.2V ≤ INN ≤ VDDA

Table 23-1 Input signal voltage range table

23.1.2. Built-in gain amplifier

The ADC has two built-in gain amplifiers: one is the low-noise, low temperature coefficient programmable gain amplifier PGA whose magnifying power is 8/16/32; the other one is the programmable gain amplifier Σ AD whose magnifying power is 1, 2 and 4. Thus, the maximal magnifying power of the combination of the two gain amplifiers is 128. However, the magnifying power is in inverse proportion to the effective number of bits (ENOB) of the ADC output; if the magnifying power is larger, the ENOB will be smaller. Thus, the magnifying power should be set according to the actual requirements. The magnifying power of the PGA can be set by the controller PGA [2:0], and the selection of the magnifying power of the ADC modulator can be set by the controller ADGN [1:0], and the selection of the magnifying power of the ADC modulator is as shown in the following table.

C type PGA						
PGA[2:0]	000	001	011	111		
magnifying power	X1	X 8	X16	X32		

ADC Modulator					
ADGN[1:0] 00 01 10 11					
magnifying power	X1	X2	-	X4	

Table 23-2 internal gain magnifying power

23.1.3. Reference voltage input channel

The reference voltage input of the ADC is fully differential input mode; in other words, the reference voltage input end is composed of the positive input end and negative input end. Both of the positive input end and negative input end respectively have two external input channels and two internal input channels. Through the controller VRPS [1: 0], VRNS [1: 0] can be set to the reference voltage of the positive input channel, negative input channel.

The positive input end can only select one input channel at a time, and the negative input end can only select one input channel at a time. The reference voltage end further has a short-circuit switch and the short-circuit switch can be enabled or disabled by the control bit VRSHR to achieve the short circuit between the positive input end and the negative input end.

The reference voltage can be generated after the $\Delta VREF$ voltage difference generated after the inputs from the VREFP and VREFN and then pass the programmable reference voltage attenuator. The attenuation power of the reference voltage can be set by the controller FRb[0], and the attenuation power of the reference voltage is as shown in the following table.

The calculation of the reference voltage is as follows:

ΔVREF=VREFP-VREFN (Equation 23-1) VREF=Gain x ΔVREF (Equation 23-2) ΔVREF: the voltage difference of the reference voltage;

VREF: the internal reference voltage of the ADC

VREFP/VREFN: input reference voltage






FIG. 23-3 Reference voltage input channel

Reference voltage attenuation power					
FRb[0]	0	1			
Gain	1	1/2			

Table 23-3 Reference voltage attenuation power

The input impedance of the positive input channels and the negative input channels is $500k\Omega$, and the input voltage of the VREFP or VREFN cannot be lower than the VSS and VDDA; if it is set as external input channel by the controller, the input impedance can be increased. However, it is necessary to pay attention to the voltage range of the external input channel.

External input channel	Voltage input range
AIO2 / AIO4	VREFN≦ VREFP ≦ VDDA
AIO3 /AIO5	VSS ≦ VREFN ≦ VREFP

Table 23-4 Voltage input range of reference voltage external input channel

23.1.4. Input bias of input signal

The ADC has a zero point bias translation controller, and the zero bias translation controllers DCSET [3: 0] by changing the input signal zero position; in order to avoid the input signal voltage is too large and lead to exceed the maximum measurement range overflow. After the signal to be measured adjusted via the ADC modulator and the zero point bias translation, the calculation formula of the equivalent signal to be measured ΔSI I is as follows:

ΛSI	$I = \Delta DGN \times$	$\Lambda SI++$	(DCSET x AVR	FF) (Fausti	on 23-3)
ΔOI		701T '	IDCOLI A DVIN	LII ILUUAI	UII 23-31

		DCSET[3:0]								
Setting value	0000	0001	0010	0011	0100	0101	0110	0111		
Translation value	0*VREF	+1/8* VREF	+1/4* VREF	+3/8* VREF	+1/2* VREF	+5/8* VREF	+3/4* VREF	+7/8* VREF		
Setting value	1000	1001	1010	1011	1100	1101	1110	1111		
Translation value	0*VREF	-1/8* VREF	-1/4* VREF	-3/8* VREF	-1/2* VREF	-5/8* VREF	-3/4* VREF	-7/8* VREF		

Table 23-5 Zero bias configuration conversion table of input signal to be measured



23.1.5. Comb filter

 $\Sigma\Delta$ ADC adopts the 3-stage comb filter, and different over-sampling rates can be obtained by setting the controller OSR [3:0] and the different combinations of the sampling rates of the ADC so as to realize different ADC conversion output frequencies. The configuration parameters of the OSR [3:0] are as follows:

		OSR[3:0]									
Setting value	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010
Frequency dividing value	32768	16384	8192	4096	2048	1024	512	256	128	64	Rsv

Table 23-6 Frequency dividing table of over-sampling rates

The A/D conversion results are stored in the register ADCO[23:0], and the highest bit is the symbol bit, so the relations of the conversion results and the input signals are as shown in the following table.

	Equivalent	ADCO[23:0]	-
	signals to be measured	Hexadecimal system	Binary system
	ΔVR	7F FF FF	0111-1111 1111-1111 1111-1111
2-polarity output 2's complement format	$\Delta VR \times \frac{1}{2^{23}}$	00 00 01	0000-0000 0000-0000 0000-0001
Iomai		00 00 00	0000-0000 0000-0000 0000-0000
	$-\Delta VR \times \frac{1}{2^{23}}$	FF FF FF	1111-1111 1111-1111 1111-1111
	-ΔVR	80 00 00	1000-0000 0000-0000 0000-0000

Table 23-7 Relation table of ADCO[23:0] and input signals

The comb filter provides the reset control function; when the control bit CFRST is set as <0>, the comb filter will be reset, and then the comb filter will be enabled by setting the CFRST=<1>. In this way, the $\Sigma\Delta$ ADC will automatically throw the first 2 pieces of data. When the user is waiting for the interrupt taking place, the first piece of the ADC conversion data which is read is the effective ADC value.



23.1.6. Temperature sensor TPS

The temperature sensor is composed of a bipolar junction transistor, etc., and the change of the voltage signal to the temperature has passed the 0K curve; thus, it has the following features:

When the environmental temperature is 0K, the output voltage of the temperature sensor is $V_{TPS@0k} = 0V$; The asymmetry between the offset voltage ($V_{ADC-OFFSET}$) of the ADC and the BJT can be automatically cancelled by the measuring;

The temperature calibration only needs single point calibration to satisfy the ±2°Cerror;




FIG. 23-4 Temperature sensor application block diagram

The TPS initialization configuration and calculation method are as follows:

Enable the ADC and the function of the TPS can be automatically enabled right away.

Fix the related configuration of the ADC and the system operating frequencies, and the configurations for the TPS calibration and measurement should be the same with each other.

When it is under the same temperature Ta (°C) and the values of the ADC_{TPS0} and ADC_{TPS1} are measured, subtractions the two values and calculate the average to obtain the corresponding voltage $V_{TS@Ta}$ of the TPS under the temperature Ta.

When measuring the ADC_{TPS0}, set the ADINP [3:0] as <1001> and set the ADINN [3:0] as <1001>.

When measuring the ADC_{TPS1}, set the ADINP [3:0] as <1000> and set the ADINN [3:0] as <1000>.

The value of ADC_{TPS0} and ADC_{TPS1} value subtraction operation and then divided by 2. To obtain the ADC_{TPS0Ta}

The variation of the output voltage V_{TPS} of the TPS to the temperature is a linear curve; therefore, the gain G_{TPS} can be derived (or called slope).

$$G_{\text{TPS}} = \frac{\text{ADC}_{\text{TPS@Ta}}}{(273.15 + T_{\text{offset}} + T_{\text{A}})K}$$
 (Equation 21-4)

 G_{TPS} : The gain or slope of the TPS sensor $(\frac{ADC\;count}{K})$

 $ADC_{TPS@Ta}: ADC$ values measured at calibratio n temperat ure

 $K : {}^{\circ}C + 273.15$

 T_{offset} : Temperatur e offset

TPS in the temperature conversion is not ideal, so in fact not at $^{\circ}\text{C} = \text{K-}273.15$

HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



Instead °C = $K + KT = K + (-273.15-T_{offset})$

For the KT values, refer to the TPS specification in the IC Data sheet ADC section.

HY16F3910 KT value of -283, °C = K-283 -> K=°C+283

TPS Example description

It is assumed that TPS calibration will be performed at 25 ° C. After calibration, the IC was moved to a higher temperature environment (65 ° C), Test the temperature in the environment.

- (1) Set ADINP [3: 0] to set <1001> and ADINN [3: 0] to set <1001>, The ADC measures a digital code ADC_{TPS0} = 5897634.
- (2) Set ADINP [3: 0] to set <1000> and ADINN [3: 0] to set <1000>, The ADC measures a digital code ADC_{TPS1} = -5827679.
- (3) Calculate ADC_{TPS} @ 25 = (ADC_{TPS0} ADC_{TPS1}) / 2 = 5862656. This action eliminates the Offset of the Temperature Sensor.
- (4) Calculate GTPS

$$G_{\text{TPS}} = \frac{ADC_{\text{TPS@Ta}}}{(273.15 + T_{\text{offset}} + T_{\text{A}})K} = \frac{5862656}{(283 + 25)K} = 19034.60$$

(5) After the IC was moved to a high temperature (65 ° C), Refer to steps (1) to (3) again to measure ADC_{TPS} @ 65: 6630103

$$\mathsf{T_X} = \frac{ADC_{\text{TPS@65}}}{G_{\text{TPS}}} - \left[273.15 + \mathsf{T}_{\text{offset}} \right] = \frac{6630103}{19034.60} - 283 = 65.32^{\circ} \mathsf{C}$$



23.1.7. ADC operation description

The ADC is the Δ - Σ structure of 24-bit resolution. If the user wants to enable the functions of the ADC, some peripheral circuits should be correct set. The power supply of the ADC is the VDDA voltage. Thus, the VDDA should be higher than 2.4V. If the user wants to better the performance of the ADC, a stable VDDA power supply is a must. As the VDDA needs some time to get ready, the ADD should start the measurement after the VDDA is ready. The offset and BandGap voltages can be enabled by setting the ENBGR is <1>. Nest, it still needs a 1.2V common mode voltage to enable the ADC. The common mode voltage can be selected from the inside or outside. The ADC also needs to have an ADCK clock input, which should be set to 1MHz

Detail of the ADC initial configuration as follows:

- (1) Select the input channels of the signals to be measured of the ADC, Including positive input channel ADINP 0x41104 [7:4], the negative input channel ADINN 0x41104 [3:0].
- (2) Configure ADC internal gain magnifications, ADGN 0x41104 [18:16], according to the actual situation, let ΔSI in the range 0.9 * VREF.
- (3) Set the zero point bias DCSET 0x41104[27:24], if it is not necessary, please set 0* VREF.
- (4) Select the ADC reference voltage input channel VRPS 0x41100 [19:18] and VRNS 0x41100 [17:16], and select the reference voltage attenuation rate FRb 0x41104 [19].
- (5) Set the ADC conversion value of the output frequency OSR 0x41100 [5:2] need to be set according to the actual ENOB.
- (6) Starts comb filter, CFRST 0x41100 [1] = <1>; set this bit hardware can automatically throws the first 2 pieces of the data.
- (7) Set up and start ADC clock source (register 0x4030C [6:4]), it recommended that the ADC sampling frequency is set at about 1MHz.
- (8) Open VDDA voltage VDAS 0x40400 [19:18] and set VDDA LDO voltage source ENVA 0x40400 [16] and BandGap reference voltage ENBGR 0x40400 [4] = <1>, open common-mode voltage reference ENERFO 0x40400 [1] = <1> and analog sources ACMS 0x40400 [3] = <1>, and wait for voltage stabilization time.
- (9) According to need to open the ADC interrupt function ADCIE 0x40008 [16] = <1>, and enables the global interrupt GIE = <1>.
- (10)Open ADC function ENADC 0x41100 [0] <1>, wait for the first ADC interrupt signal occurs, sampling ADC output data can be read register ADCO 0x41108 [31:8].



23.2. Register address

ADC Register Address	31 24	23 16	15 8	7 0
ADC Base Address + 0x00 (0x41100)	MASK0	REG0	MASK1	REG1
ADC Base Address + 0x04 (0x41104)	REG2	REG3	MASK4	REG4
ADC Base Address + 0x08 (0x41108)	ADO0			0x00
ADC Base Address + 0x0C (0x4110C)	ADO1			0x00
ADC Base Address + 0x10 (0x41110)	MASK5	REG5	MASK6	REG6

23.3. Register function

23.3.1. Analog ADC register 0

	ADC Base Address + 0x00 (0x41100)							
Symbol	Symbol ADCCR0 (ADC Control Register 0)							
Bit	[31:24]	[23:22]	[23:22] [21-20] [19:18] [17:1					
Name	MASK	-	-	VRPS	VRNS			
RW	R0W-0	-		RW-0				
Bit	[15:08]	[7]	[6] [5:2] [1]			[0]		
Name	MASK	ACMS	- OSR CFRST ENAD					
RW	R0W-0	RW-0						

Bit	Name		Description							
Bit[21:20]	-	Rsv								
		Reference	Reference voltage positive input source selection 00 VDDA							
Bit[19:18]	VRPS		AIO2							
Dit[10.10]	VI (1 C		AIO4							
			11 Reference buffer output(REFO_I)							
		_		e input source selection						
			VSS							
Bit[17:16]	VRNS		AIO3							
		10	AIO5							
		11	Reference buffe	er output(REFO_I)						
		ADC analog	GND selection	1						
Bit[7]	ACMS	0	ERFO_I							
		1 1.2V								
		ADC over-s	ampling output	frequency configuration						
		OSR[3:0]	Sample rate	Data output frequency						
		001([0.0]	·	(ADC clock source 1MHz description)						
		0000	32768	31sps						
		0001	16384	61sps						
		0010	8192	122sps						
		0011	4096	244sps						
		0100	2048	488sps						
Bit[5:2]	OSR	0101	1024	977sps						
Dit[0.2]	OOK	0110	512	1953sps						
		0111	276	3906sps						
		1000	128	7813sps						
		1001	64	15625sps						
		1010	Rsv							
		1011	Rsv							
		1100	Rsv							
		1101	Rsv							
		1110	Rsv							
1111 Rsv										



Bit	Name		Description				
		Comb	filter enable control				
Bit[01]	CFRST	0	Reset (Level reset)				
		1	Enable				
		ADC e	nable control				
Bit[00]	ENADC	0	Disable				
		1	Enable				

23.3.2. Analog ADC register 1

	ADC Base Address + 0x04 (0x41104)							
Symbol	ADCCR1 (ADC Control Register 1)							
Bit	[31:28]	[31:28] [27:24] [23:22] [21:20] [19] [18:16]						
Name	-	- DCSET INX ADGN FRb PG						
RW	-	RW-0	RW-0	RW-0				
Bit	[15:08]		[07:04] [03:00]			:00]		
Name	MASK	ADINP ADINN			INN			
RW	R0W-0			RW	/-0			

Bit	Name	Description						
		DC zero point t	ranslation inp			= REFP-REFN)		
		DCSET[3:0]	Offset	DCSET[3:0]	Offset	,		
		0000	0 VREF	1000	0 VREF			
		0001	+1/8 VREF	1001	-1/8 VREF			
Bit[27:24]	DCSET	0010	+1/4 VREF	1010	-1/4 VREF			
Dit[27.24]	DOSLI	0011	+3/8 VREF	1011	-3/8 VREF			
		0100	+1/2 VREF	1100	-1/2 VREF			
		0101	+5/8 VREF	1101	-5/8 VREF			
		0110	+3/4 VREF	1110	-3/4 VREF			
		0111	+7/8 VREF	1111	-7/8 VREF			
		SI± input signa	al selection					
		INX[1:0] SI	t input signa	ıl				
		00 INI	P = ADH,INN	= ADL				
		01 INI	P floating, INN	I = ADH & ADL				
		10 INI	P = ADH & AD	L, INN floating				
		11 INI	P = ADL,INN =	: ADH				
Bit[23:22]	INX							
		INX[1:0] = 00b	NX[1:0	0] = 01b	NX[1:0] = 10b	INX[1:0] = 11b		
			SI+¦ [INP]	SI+ INP				
] SI + <u> </u>		/ \ \			
		i	- ii ,	/		ii X i		
			-		\			
		[INN]	SI-¦ □INN> -	SI- ¦ [INN]	>			
		ADC input sign	al magnifying	power gain ad	justor ADGN			
			Gain	. •	•			
D:#[04.00]	A D.C.N.		Gain = 1					
Bit[21:20]	ADGN	01	Gain = 2					
		10	Rsv					
		11	Gain = 4					
		Reference voltage range selection						
Bit[19]	FRb	0 Full reference voltage input; it is VREF*1						
		1 1/2 reference voltage input ; it is VREF*1/2						
		ADC input sign						
Bit[18:16]	PGA	PGA[2:0]		GA[2:0] Ga	in			
		000 G	ain = 1	100 Rsv				



Bit	Name		Description				
		001	Gain = 8	101	Rsv		
		010	Rsv	110	Rsv		
		011	Gain = 16	111	Gain = 32		
		ADC positive	DC positive signal input selection				
		ADINP[3:0]		sitive CH	ADINP[3:0]	ADC positive CH	
		0000	AIO0		1000	VDDA	
		0001	AIO1		1001	AIO4	
Di+[7·4]	ADINP	0010	AIO2		1010	AIO5	
Bit[7:4]	ADINE	0011	AIO3		1011	AIO6	
		0100	REFO_I		1100	AIO7	
		0101	VDD5V/1	10	1101	AIO8	
		0110	TSP0		1110	VSS	
		0111	TSP1		1111	-	
		ADC negativ	e signal inp	ut selection			
		ADINN[3:0]	ADC neg	gative CH	ADINN[3:0]	ADC negative CH	
		0000	AIO0		1000	VDDA	
		0001	AIO1		1001	AIO4	
Bit[3:0]	ADINN	0010	AIO2		1010	AIO5	
Dit[3.0]	ADIININ	0011	AIO3		1011	AIO6	
		0100	REFO_I		1100	AIO7	
		0101	VSS		1101	AIO8	
		0110	TSN0		1110	-	
		0111	TSN1		1111	-	

23.3.3. Analog ADC register 2

	ADC Base Address + 0x08 (0x41108)					
Symbol	ADCCR2 (ADC C	ADCCR2 (ADC Control Register 2)				
Bit	[31:	[31:16]				
Name	ADCO					
RW	R-0					
Bit	[15:8]	[7:0]				
Name	ADCO 0x00					
RW	R-0	R-0				

ADCO [31:0] ADC transformed value output register; only data higher than 24-bit are effective. Note:

Chip program reads ADO will automatically clear the ADC interrupt signal (0x40008: ADCIF), the development interface reads ADO and does not trigger ADCIF to be cleared (EDM, ICP).

23.3.4. Analog ADC register 3

	ADC Base Address + 0x0C (0x4110C)					
Symbol	ADCCR3 (ADC C	Control Register 3)				
Bit	[31:	:16]				
Name	ADCO1					
RW	R	-0				
Bit	[15:8]	[7:0]				
Name	ADCO1 0x00					
RW	R-0	R-0				

ADCO1 [31:0] ADC transformed value output register; only data higher than 24-bit are effective. Note:



Chip program reads ADO1 will automatically clear the ADC interrupt signal (0x40008: ADCIF), the development interface reads ADO1 and does not trigger ADCIF to be cleared (EDM, ICP).

23.3.5. Analog ADC register 4

	ADC Base Address + 0x10 (0x41110)					
Symbol		ADCCR4 (ADC Control Register 4)				
Bit	[31:24]	[23:16]				
Name	MASK	-				
RW	R0W-0	RW-0				
Bit	[15:08]	[7:1]	[0]			
Name	MASK	-	-			
RW	R0W-0	RW-0	R-X			

Bit	Name	Description
Bit[23:16]	-	Rsv
Bit[7:1]	-	Rsv
Bit[0]	-	Rsv



24. SERIAL PERIPHERAL INTERFACE (SPI)

24.1. Overall description

The HY16F3910 has a serial peripheral interface (SPI).

The SPI uses the synchronous serial data communication protocol, and works under the full-duplex mode.

It communicates with the 4-wire bidirectional interface and can work under the master/slave mode.

Under the master mode, it has several configurations to execute different client devices.

Functions:

Full-duplex synchronous transmission.

Support master mode operation or slave mode operation.

Support transmitting MSB first or transmitting LSB first.

The transmission frame is 4~32-bit and can provide programmable bit length setting.

High-speed SPI bus busy-status flag.

Programmable clock pulse rate.

Support high/low potential slave end selection.

Programmable clock polarity and phase





FIG. 24-1 Serial communication SPI structure diagram

The MISO pins are the input of the master device and the output of the slave device. The MOSI pins are the output of the master device and the input of the slave device. The SCK pin is from the serial communication clock output of the master device. The CS pin is from the chip selection of the master device to enable the SPI communication of the slave device. The MOSI/MISO/SCK/CS pins of the master device or the salve device are connected together to execute tasks.

The communication is always enabled by the master device. The master device transmits data to the slave device via the MOSI pins, and the slave device replies to the master device via the MISO pins. So, that is full duplex communication; the data input and output synchronously and use the same clock source.





Function description: I/O pin setting:

The SPI pins can be programmed for different I/O pins.

Clock phase and clock polarity:

Four different clock types can be formed by software, and controlled by the CPOL and CPHA registers. The CPOL (clock polarity) is to control the stable status value of the clock without any data transmission. It can be used in the master mode and the slave mode. If the CPOL is 1(high potential), the SCK is 1 when the SPI is under the idle mode. On the other hand, if the CPOL is 0(low potential), the SCK is 0 when the SPI is under the idle mode (low potential).

The CPHA (clock phase) controls the capturing of the data clock edge of the SCK. If the CPHA is 1(high potential), the second clock edge of the SCK pin (If the CPOL is 1, it is the rising edge; if the CPOL is 0, it is the falling edge.) will capture the data of the MSB.

The data will be locked at the second clock edge of the SCK. On the other hand, if the CPHA is 0 (low potential), the first clock edge of the SCK pin (If the CPOL is 1, it is the falling edge; if the CPOL is 0, it is the rising edge.) will capture the data of the MSB.

The data will be locked at the first clock edge of the SCK. Therefore, the combination of the CPOL and the CPHA can control the data capturing and outputs of the clock edges.






FIG. 24-3 SPI active mode clock diagram (CPHA=0)




FIG. 24-4 SPI active mode clock diagram (CPHA=1)

HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



SPI Control Register 1:

(BL control bit) Data frame format:

The bit length of the transaction word for transmission and reception can be defined in the BL 0x40F04 [4:0]. The lowest bit length is 4 bits, and the highest bit length is 32 bits. The transmission format of the data of the shift register can be to transmit the MSB first or transmit the LSB first, which is defined by the LBF. If the LBF is 0, the data transmission format is to transmit the MSB of the shift register first. Then, the second MSB is transmitted; finally, the LSB is transmitted. If the LBF is 1, the data transmission format is to transmit the LSB of the shift register first.

(CSL control bit) Select the level from the slave device chip:

The CS pin can be defined as 0 or 1 (low potential or high potential) to enable the slave device. That is controlled by the CSL register. If the CSL of the master device is 0, the CS pin will output 0 (low potential) to enable the slave device. On the other hand, if the CSL is 1, the CS pin will output 1 (high potential) to enable the slave device. If the CSL of the slave device is 0, the slave device will be enabled after receiving the input 0 (low potential) of the CS. On the other hand, if the CSL of the slave device is 1, the slave device will be enabled after receiving the input 1 (high potential) of the CS.

Note: When SPI Interface operates in 4-wire Master mode, CS pin control is a semi-automatic control of the way, For example, when CSL is set to <1>, CS pin will be pulled low, When the SPI Master to write data to the terminal when the SPI Device, CS pin will be automatically pulled to high potential, After the data transfer is complete, will automatically revert to low potential, that is, when Idle Low, Active is High.

(CSO control bit)

This control bit is only 3-wire SPI Slave mode will be used. This pin functions as Chip internal wake-up (CS) signal simulator control. SPI Slave before receiving data first set the CSO = <0> to receive data correctly. When data reception is completed, to read previous RXB Buffer, Must be set CSO = <1>, the received data can be read correctly. After reading the data need to set CSO = <0> ready to receive the next data. When the SPI Slave to return data to SPI Master, Also set CSO = <1>, Then transfers data written TXB Buffer, and then set the CSO = <0>, so that it can transfer data to the Master.

Note: When using a 3-wire SPI transfer if SPI Slave side has to complete initialization, and set CSO = 0, At this point if SPI Master before doing initialization, SPI Slave will cause the possibility of the first data received by mistake. Recommendation initialization process requires Handshake Protocol, confirming the initialization is complete before starting to make data transmission.

SPI Control Register 0:

(OVF control bit)

The OVF is the overflow flag of the SPI. When any additional SCK clock edge is inputted during the transmission period, it will be high potential (1). For example, if the bit length of a work is 16 bits and there are 17 clock pulses from the master device before CS changes to high (in this case, CSL is <0>), and when OVF receives the 17th clock edge, its value is 1. That means that errors occur during the transmission. If the 17th clock edge has occurred, it means that the data transmitted first are lost.

(ABF control bit)

The ABF is the interrupt flag of the SPI, which is only used in the slave mode. During the transmission, when the SCK clock edge inputs are insufficient, it will be high potential (1). For example, if the bit length of a word is 16 bits, there are 15 clock edges from the master device and the CS is changed to high potential (in this case, the CSL is 0), the ABF is 1. That means errors occur during the transmission. The transaction is not finished and the transmitted data are updated to the read register. The transmission is stopped and lost.

(BUF control bit)

The BUF is the busy flag of the SPI. When the SPI is transmitting or receiving data, it is high potential (1). Under the master mode, when the SPI starts to transmit data, it is high potential (1). Once the SPI stops transmitting data or transmission is finished, it will be cleared automatically. Under the slave mode, when the SPI is ready to communicate with the master device, it is 1. Once the SPI stops transmitting data or transmission is finished, it will be cleared automatically.

SPI Interrupt Flag Control bit:

(1)STxIF: the flag STxIF is the transmission interrupt of the SPI. When the write-in register is loaded into the shift register, it is set as 1.

HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



(2)SRxIF: the flag SRxIF is the reception interrupt of the SPI. When the shift register is loaded into the read register, it is set as 1



24.2. Register address

SPI Register Address	31 24	23 16	15 8	7 0
SPI Base Address + 0x00(0x40F00)	SPIC2M	SPIC2	SPIC1M	SPIC1
SPI Base Address + 0x04(0x40F04)	SPIC0M	SPIC0	-	BL
SPI Base Address + 0x08(0x40F08)	RXB3	RXB2	RXB1	RXB0
SPI Base Address + 0x0C(0x40F0C)	TXB3	TXB2	TXB1	TXB0

24.3. Register function

24.3.1. SPI register 0

	SPI Base Address + 0X00 (0X40F00)									
Symbol	SPICR0 (SPI Control Register 0)									
Bit	[31:24] [23] [22] [21] [20] [19] [18] [17] [16]									
Name	MASK	-	RxF	OVF	ABF	BUF	DCF	TxBF	RxBF	
RW	R0W-0 - R-0 RW0-0 R-0						,			
Bit	[15:08] [07:04] [03] [02] [01] [00						[00]			
Name	MASK	CPHA CPOL M/S					M/S	En		
RW	R0W-0	-				RW-0				

Bit	Name		Description					
		Rece	ption (Rx) register update flag					
Bit[22]	RxF	0	Normal					
		1	The reception (RX) register is updated; the reception register cannot be read now.					
		SPI b	us data over-length flag					
Di+[04]	OVF	0	Normal					
Bit[21]	OVF		The length of the received data length is higher than the set data length BL[4:0];					
		1	writing in 0 can clear the OVF flag.					
		SPI b	us data insufficient-length flag					
Bit[20]	ABF	0	Normal					
Dit(20)	ADI	1	The length of the received data length is lower than the set data length BL[4:0]; writing in 0 can clear the ABF flag.					
		SPI b	us busy flag					
Bit[19]	BUF	0	SPI bus interface Idle Standby					
		1	SPI bus interface busy status					
	DCF	Data	lost flag					
Bit[18]		0	Normal					
Dit[10]		1	The reception register is full but still keeps receiving data; the old data will be lost					
			and reading the reception register can clear the bit.					
	TxBF	TX tra	ansmission register full flag					
Bit[17]		0	TX transmission register is empty and can transmit data.					
Dit[17]		1	TX transmission register is full and keeping writing data in the register will overwrite					
		·	old data.					
	RxBF		ception register full flag					
Bit[16]		0	RX reception register is empty.					
		1	RX reception register is full (reading the reception can clear the bit.)					
			phase configuration for the SPI bus capturing data					
Bit[3]	CPHA	0	Capture data at the first clock edge of the SCK.					
		1	Capture data at the second clock edge of the SCK.					
Distor	0001		us operating frequency polarity control					
Bit[2]	CPOL	0	SCK low potential is idle.					
		1	SCK high potential is idle.					
D:///43	N4/0		perating mode configuration					
Bit[1]	M/S	0	Passive mode					
		1	Active mode					



		SPI fu	unction enable control
Bit[0]	EN	0	Disable
		1	Enable

24.3.2. SPI register 1

SPI Base Address + 0X04 (0X40F04)									
Symbol	SPI CR1(SPI Control Register 1)								
Bit	[31:24]	[31:24] [23:21] [20] [19] [18] [17:16]							
Name	MASK	-	CSO	CSL	LBF	MD			
RW	R0W-0 - RW-0								
Bit	[15:05] [04:00]								
Name	- BL								
RW	-			RW-0					

Bit	Name		Description
Dit	INAITIC	Chin interna	al wake-up (CS) signal simulator control, applicable to the 3-wire mode
Bit[20]	CSO	0	CS signal simulator works.
Bit(20)	000	1	CS signal simulator stands by.
			olarity configuration, for enabling devices, Suitable for 4-wire master end
			e end mode
Bit[19]	CSL	0	Low-potential enablement
		1	High-potential enablement
		-	nission order
Bit[18]	LBF	0	Transmit MSB first
Dit[10]	LDI	1	Transmit LSB first
			e operating mode configuration
		00	SPI standard 4-wire communication interface mode
Bit[17:16]	MD	01	SPI universal 3-wire interface mode
Dit[17.10]	טועו	10	TI mode
		11	TI mode
			word length transmission configuration
		00000	8 bits length
		00000	16 bits length
		00001	24 bits length
		00010	4 bits length
		00111	5 bits length
		00101	6 bits length
		00110	7 bits length
		00111	8 bits length
		01000	9 bits length
		01001	10 bits length
		01010	11 bits length
Bit[4:0]	SPIBL	01011	12 bits length
		01100	13 bits length
		01101	14 bits length
		01110	15 bits length
		01111	16 bits length
		10000	17 bits length
		10001	18 bits length
		10010	19 bits length
		10011	20 bits length
		10100	21 bits length
		10101	22 bits length
		10110	23 bits length
		10111	24 bits length
		11000	27 bits length



11001	26 bits length
11010	27 bits length
11011	28 bits length
11100	29 bits length
11101	30 bits length
11110	31 bits length
11111	32 bits length

When the MD is set as the 3-wire mode, the original CS pin will become the GPIO mode.

24.3.3. SPI register 2

	SPI Base Address + 0x08 (0x40F08)
Symbol	SPICR2 (SPI Control Register2)
Bit	[31:16]
Name	RXB31-16
RW	R-X
Bit	[15:0]
Name	RXB15-0
RW	RW-X

Bit	Name	Description
Bit[31:0]	SPIRB	SPIRB[31:0] is the 32-bit reception register.

Use the LBF bit to set whether the LSB or MSB is transmitted first.

If the LSB is set to be transmitted first, the position where the data are stored will be influenced, and the RXB effective data will be right-justified.

For example, if the BL is set to be under the 8-bit mode, the received data will be stored at the RXB [7:0]; if the BL is set to be under the 9-bit mode, the received data will be stored at the RXB [8:0], and so on.

If the MSB is set to be transmitted first, the RXB effective data will be left-justified.

For example, if the BL is set to be under the 8-bit mode, the received data will be stored at the RXB [31:24]; if the BL is set to be under the 9-bit mode, the received data will be stored at the RXB [31:23], and so on.



24.3.4. SPI register 3

	SPI Base Address + 0x0C (0x40F0C)						
Symbol	SPICR3 (SPI Control Register 3)						
Bit	[31:16]						
Name	TXB31-16						
RW	R-X						
Bit	[15:0]						
Name	TXB15-0						
RW	RW-X						

Bit	Name	Description
Bit[31:0]	SPITB	SPITB [31:0] is the 32-bit transmission register.

Use the LBF bit to set whether the LSB or MSB is transmitted first.

If the LSB is set to be transmitted first, the position where the data are stored will be influenced, and the TXB effective data will be right-justified.

For example, if the BL is set to be under the 8-bit mode, the received data will be stored at the TXB [7:0]; if the BL is set to be under the 9-bit mode, the received data will be stored at the TXB [8:0], and so on.

If the MSB is set to be transmitted first, the TXB effective data will be left-justified.

For example, if the BL is set to be under the 8-bit mode, the received data will be stored at the TXB [31:24]; if the BL is set to be under the 9-bit mode, the received data will be stored at the TXB [31:23], and so on.



25. ENHANCED UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMIT (EUART)

25.1. Overall description

For HY16F3910, there are two groups of asynchronous serial communications-UART and UART2. Those are enhanced EUART (Enhanced Universal Asynchronous Receiver Transmit) The chip has an embedded enhanced universal asynchronous receiver transmit (EUART) management. The peripheral devices of the EUART is so called serial communication interface (SCI). The EUART can be set as the full-duplex asynchronous system, and its peripheral communication devices, including ADC or DAC integrated circuit, serial EEPROM/Flash, etc. The EUART has extra features; including the data frame error detection and automatic address identification. The data frame error detection can determine whether a data frame is valid or passes the frame stop bit. The automatic address identification can compare the address frame content with the single chip address; and the serial interrupt can only be generated when both of them are conformed to each other.

Baud Rate Generator, BRG

Register 0x40E08 [15: 0] is a 16 bit baud rate generator, Support for asynchronous mode EAURT. The following table shows the calculation formula tandem transfer rate. But only apply in Master Mode. And at a given target serial transmission rate and the operating frequency of OSC HAO case, we can calculate the approximate integer values Baud Rate using the formula in the following table, which can determine the serial transmission serial transmission rate error. It recommended after switching the operating frequency. Need to reset serial transmission rate or Use automatic transmission speed serial function, Recalibrate Baud Rate value.

Baud Rate / EUART MODE	serial transmission rate the calculation formula					
16 bit / asynchronous	OSC HAO÷[4x(n+1)]					
OSC HAO=CPU HAO Operating Frequency; n= 0x40E08 Register value ;						

For example: In the asynchronous mode, the operating frequency of OSC HAO (assumed to 4MHz), and the target serial transmission rate of 9600bps, calculate the value of Baud Rate.

```
Baud Rate= ((OSC_HAO÷Target serial transmission rate) ÷4)-1
= ((4000000÷9600) ÷4)-1
= 103.1667
≈103
```

According to the above calculation Baud Rate:

Baud Rate = $4000000 \div (4x (103 + 1)) = 9615.38$; so there is a certain error, the error are calculated as follows:

```
Error rate = (the actual calculation Baud Rate - the target Baud Rate) / the target Baud Rate = (9615-9600) / 9600 = 0.16%
```

Serial automatic transmission rate function (Auto Baud rate detection)

UART modules support automatic detection and corrected serial transmission rate function, it is known as serial automatic transmission rate function. Automatic serial transmission rate must RxEn control bit = 1b and RxABDEn = 1b only valid. After receiving a start condition, that started serial automatic transmission rate detection function (Receiving data need to 0x55), after the automatic detection and correction is completed, the results will be written to Register 0x40E08 [15:0].

UART Auto-Baud rate automatic transmission rate setting process:

- 1. UART initialization settings: Includes UART TX, RX Port settings. TX and RX correspond to the GPIO pin needs to be set to the corresponding TX and RX Output to Input.
- Auto Baud rate initialization settings: pre-cleared 0x40E08 [15: 0] register, Close the RX GPIO Input settings, wait RX IRQ (URxIF) generated the interrupt flag, when after receiving RX IRQ (URxIF),Re-set the RX correspond to the GPIO port for the Input. After setting, again cleared UART state flag register and clear the UART RX Data Buffer and RX IRQ (URxIF), to complete the Auto Baud rate initialization settings.



3. Set Auto-baud Enable and Detection: Open Auto baud rate function RxABDEn = 1b, and wait for the 0x55. After receiving 0x55, register 0x40E08 [15: 0] will automatically fill in the target transfer rate, Completion of Auto-baud rate settings. Final recommendations can be done after the Auto-baud rate, increasing the Hand shark process; the purpose is to confirm the auto-baud rate was correct.

Communication IO pins

The EUART communication bus only uses two wires, TX/RX; the chip allocates 6 sets of communication IO pins (each set includes the TX/RX wires) for the EUART module for users to perform designs freely. But this is the IO port multiplexing function, through the GPIO Alternate Function Controller 0x40844's control bits PTUR and PTURE However, the reuse functions of the IO port can be used to conveniently select and enable the communication IO pins of the EUART via the controller PTUR [2:0]/PTURE; accordingly, when using the EUART, the IO communication pins should be enabled, and the corresponding IO pins should be set as the input mode or output mode. The distribution of the EUART communication IO pins is as shown in the following table.

UA	ART Port1	(UART)		UART Port2 (UART2)				
PTUR[2:0]	PTURE	TX	RX	PTUR2[2:0]	PTUR2E	TX2	RX2	
000	1	PT1.0	PT1.1	000	1	PT1.2	PT1.3	
001	1	PT1.4	PT1.5	001	1	PT1.6	PT1.7	
010	1	PT2.0	PT2.1	010	1	PT2.2	PT2.3	
011	1	PT2.4	PT2.5	011	1	PT2.6	PT2.7	
100	1	PT6.0	PT6.1	100	1	PT6.2	PT6.3	
101	1	PT7.4	PT7.5	101	1	PT7.6	PT7.7	
110	1	PT9.0	PT9.1	110	1	PT9.2	PT9.3	
111	1	PT8.0	PT8.1	111	1	PT8.2	PT8.3	

Table 25-1 EUART communication IO pin distribution



25.2. Register address

UART Register Address	31 24	23 16	15 8	7 0
UART Base Address + 0x00(0x40E00)	Mask0	REG0	Mask1	REG1
UART Base Address + 0x04(0x40E04)			Mask2	REG2
UART Base Address + 0x08(0x40E08)	-	-	Baud	Rate
UART Base Address + 0x0C(0x40E0C)	-	Tx	-	Rx

⁻Reserved

25.3. Register function

25.3.1. UART register 0

	UART Base Address + 0x00 (0x40E00)								
Symbol			UARTO	R0 (UAR1	Control F	Register 0)			
Bit	[31:24]	[31:24] [23] [22] [21] [20] [19] [18] [17] [16]						[16]	
Name	Mask	OErr NErr FErr PErr TxBusy TxBF RxBusy RxBF					RxBF		
RW	R0W-0		RW	/0-0			R	-0	
Bit	[15:08]	[7:	6]	[5	:4]	[3]	[2]	[1]	[0]
Name	MASK	PLen		DLen		RxIT	RxEn	TxIT	TxEn
RW	R0W-0	RV	V-1	RV	V-2		RV	V-0	

Bit	Name		De	escription				
		Rx Buffer	over run error flag	·				
Bit[23]	OErr	0	Normal					
		1	Over run					
		Rx Noise	x Noise detected flag					
Bit[22]	OErr	0	Normal					
		1	Noise detected					
		Rx Frame	check error flag					
Bit[21]	FErr	0	Normal					
		1	1 Frame check error					
		Rx Parity	check error					
Bit[20]	PErr	0	Normal					
		1	Parity check error					
		Tx Busy f						
Bit[19]	TxBusy	0	Idle					
		1	Busy					
		Tx Buffer						
Bit[18]	TxBF		0 Empty					
		1	Full					
		Rx Busy f						
Bit[17]	RxBusy	0	Idle					
		1	Busy					
		Rx Buffer						
Bit[16]	RxBF	0	Empty					
		1	Full					
			ength control					
		0	0.5Bit					
Bit[7:6]	PLen	1	1Bit					
		2	1.5Bit					
		3	2 Bit					
		Tx/Rx dat						
Bit[5:4]	DLen		Normal Mode	Parity Check Mode				
ا کائزن.⊣]	DECIT	0	6 Bit Mode	5 Bit Mode				
		1	7 Bit Mode	6 Bit Mode				



		2	8 Bit Mode	7 Bit Mode			
		3	9 Bit Mode	8 Bit Mode			
		Rx interrup	t method selection				
Bit[3]	RxIT		Send out the interrupt when the R	Data Buffer has data,			
Біцој	NXII	0	and the interrupt disappears after t	he data are read.			
		1	Send out the interrupt after one pie	ece of data is received by the Rx.			
		UART Rx c	UART Rx control switch				
Bit[2]	RxEn	0	Disable				
		1	Enable				
		Tx interrupt	t method selection				
D;+[4]	TxIT		Send out the interrupt when the Tx	Data Buffer is idle,			
Bit[1]	IXII	0	and the interrupt disappears after the data are written in.				
		1	Sent out the interrupt after one pie	ce of data is transmitted by the Tx.			
		UART Tx c	ontrol switch				
Bit[0]	TxEn	0	Disable				
		1	Enable				

25.3.2. UART register 1

UART Base Address + 0X04 (0X40E04)									
Symbol		UARTCR1 (UART Control Register 1)							
Bit				[31:16]					
Name	-								
RW				-					
Bit	[15:08]	[07:05]	[04]	[03]	[02]	[01]	[00]		
Name	Mask	Mask - RxABDF RxABDEn RxWUEn PrtEn PrtODD							
RW	R0W-0	-	RW-0						

Bit	Name		Description
		Automatic	baud rate detection switch
Bit[4]	RxABDF	0	Normal
		1	Error occur
		Automatic	baud rate detection error flag
Bit[3]	RxABDEn	0	Turn off
		1	Turn on
		Automatic	wake-up mode
Bit[2]	RxWUEn	0	Disable
		1	Enable
		Parity ched	ck switch
Bit[1]	PrtEn	0	Disable
		1	Enable
		Select the	odd parity check, even parity check
Bit[0]	PrtODD	0	Even parity check
		1	Odd parity check

25.3.3. UART register 2

	UART Base Address + 0X08 (0X40E08)
Symbol	UARTCR2 (UART Control Register 2)
Bit	[31:16]
Name	-
RW	•
Bit	[15:0]
Name	Baud Rate
RW	RW-X



Bit	Name	Description
Bit[15:0]	Baud Rate	UART baud rate setting

25.3.4. **UART register 3**

	UART Base Address + 0X0C (0X40E0C)						
Symbol	UARTCR3 (UART Control Register 3)						
Bit	[31:25] [24:16]						
Name	-	Tx Data					
RW	-	W-X					
Bit	[15:9]	[8:0]					
Name	-	Rx Data					
RW	-	R-X					

X Precautions X

When HY16F3910 0x40E0C ~ 0x40E0F any byte read, will trigger Rx Data Buffer is read and clear the Rx Data Buffer.

Bit	Name	Description
Bit[24:16]	Tx Data	Tx Data Buffer
Bit[8:0]	Rx Data	Rx Data Buffer



25.4. UART using instruction:

For HY16F3910, there are two sets UART for users to use, UART and UART2.Use UART serial transmission control process is as follows: First, initialize UART I / O pin setting, the setting section in the initialization of the UART needs to be aware that after you choose TX / RX IO communication pins, you need to turn on IO communication pin action first, and the corresponding IO pins requires GPIO to set as input or output mode. The second point is UART time pulse source selection control: UART time pulse source can choose to use internal oscillator or external oscillator. UART time pulse selection and UART frequency selection determines the speed of transformation. After the above two points have been set to complete the UART transmission protocol, including baud rate settings and transmission bits and other options, the final set in the UART is completed, you need to do a short Delay time setting, this is IO initialization stabilization time, when the IO Initialization to achieve stability, you can do UART enable action to complete the UART initialization action. It is recommended that all the data is received and transmitted at (Interrupt) interrupt events which do treatment, if you are using UART, interrupt processing is done in the INT HW0, if you are using UART2, in INT HW7 do interrupt handling. After completing the initialization of UART and turn on TX and RX UART interrupt enablement, you can start waiting for an interrupt condition fulfilled and do UART serial data transmission.

UART interrupt Description:

The following is URxIF, URxIR, IRxIE use relational instructions.


	INT Base Address + 0X00 (0X40000)								
Symbol		INTCOM (Interrupt Control Register 0)							
Bit	[31:24]	[23:22]	[21]	[20]	[19]	[18]	[17]	[16]	
Name	MASK	-	12CEIE	12CIE	UTxIE	URxIE	STxIE	SRxIE	
RW	R0W-0	-	RW-0						
Bit	[15:14] [13] [12] [11] [10] [09] [08]	[07:06]	[05]	[04]	[03]	[02]	[01]	[00]	
Name a	MASK		100515	I2CEIF I2CIF I		IT IE	OT 15	OD. IE	
Name	- I2CEIR I2CIR UTXIR URXIR STXIR SRXIR] -	12CEIF	IZCIF	UIXIF	UKXIF	SIXIF	SRxIF	
RW	R-0	-			R۱	V0-0	'		

When -URxIE = 0b, UART RX receives an interrupt occurs, URxIR = 0b. URxIF = 1b, but not into the wafer in the interrupt subroutine HW0.


- -URxIE = 1b, when the UART RX interrupt reception occurs, URxIR = 1b. URxIF = 1b, the wafer into the interrupt subroutine HW0 in.
- When clearing URxIF = 0b action, while URxIR = 0b.
- Currently the subject of libraries for cleanup actions interrupt flag, is controlled by the operating URxIF.



UART TX Interface Description:



UART Transmit Block Diagram




Action Description:


- -TXRF, This is the Tx Shift Register of state.
- When the write data to the TX Data register, TxBF = 1b, on behalf of Tx Buffer is not empty. After the data will be shifted into the Tx shift Register, then Tx Buffer is empty, TxBF = 0b.
- Time when all Tx data has not been sent out, at this time and write data to the TX Data register, the TxBF = 1b, on behalf of Tx Buffer is not empty. Information within Tx shift Register until after all send out, Tx Buffer has shifted to the information within Tx shift Register, the TxBF = 0b.
- When the situation under TxBF = 1b, and write data to the TX Data register, then the value will be overwritten with the new information over the past Tx Buffer. Users need to judge, to avoid data being overwritten.
- -TxIT Setting will affect the way UTxIF interrupt is generated (Fig described in TxIRQ). When TxIT = 0b, the way it UTxIF generated in HY16F188 products use the same way. In HY16F19xB series product, an increase of TxIT = 1b new feature set.
- -TxIT = 0b, an interrupt, the interrupt after writing data disappear when the TX Buffer idle; UTxIF TxBF flag and the flag is reversed. Just Tx Buffer is empty, UTxIF = 1b. Therefore, in this state, if the program outset to open UTxIE = 1b, then it will stop entering the interrupt.
- TxIT = 1b, TX when a data transfer completion interrupt is issued; when a data output STOP happen to complete, will generate an interrupt flag UTxIF = 1b. Users can voluntarily remove UTxIF = 0b through instruction. This approach will facilitate the user wants to know when the information after the complete output, interrupt notification occurs.



UART RX Interface Description:



UART Receive Block Diagram



Action Description:


When -UART begins to receive data, when receiving UART CLOCK STAR after half time, RxBusy = 1b, have not received complete information within the RX Buffer, RX Buffer is empty, so RxBF = 0b. When the data reception is complete, the occurrence of STOP, RxBusy = 0b, RX Buffer has information, so RxBF = 1b. -RxIT Setting will affect the way URxIF interrupt is generated (Fig described in RxIRQ). When RxIT = 0b, the way it URxIF generated in HY16F188 products use the same way. In HY16F19xB series product adds new features set RxIT = 1b.

- -RxIT = 0b, an interrupt, the interrupt After reading the information disappears when the RX Buffer Data; when the data reception is complete, RxBusy = 0b, RxBF = 1b, the interrupt flag occurs URxIF = 1b. At this point after reading the Rx Data must register through the action, then the next clear URxIF = 0b action, then we can properly clear the interrupt flag, if no Rx Data register read operation, through the instruction does not clear URxIF state.
- -RxIT = 1b, when a data receiving end RX interrupt is issued; when the data reception is complete, RxBusy = 0b, RxBF = 1b, the interrupt flag occurs URxIF = 1b. At this point do not need to read Rx Data register, you can directly through the command to clear URxIF = 0b action.



Use the UART Auto Wake up description:

When the HY16F3910 chip into the power-saving mode (Sleep or Idle Mode), can be designed to use UART's RX pin to do wake-up action. When entering the power-saving mode, RxIRQ received the first data to wake up the chip, the need to avoid using as a related operation. The UART WakeUp setup procedure is described below.



- 1. UART initialization settings: TX and RX Port settings, TX and RX corresponding to the GPIO pin need to set the corresponding TX for the Output and RX to Input. Note that the RX pin status must be set to the internal Pull High state or the external line to pull the RX pin to the Pull High state.
- 2. Enable the UART Wake up function by setting the scratchpad 0X40E04 [2] = RxWUEn = 1b and turning on the RX Interrupt and enabling the global interrupt GIE = 1.
- 3. Set the CPU to enter power saving mode (Sleep or Idle Mode). Note: before entering the power-saving mode, you need to first switch the CPU operating frequency to the internal low-frequency LPO, and then turn off the CPU HAO action, so as to meet the specifications expected to power-saving mode state.
- 4. Wait for the TX signal from the Host to be sent to the HY16F3910 to wake up the chip. When the HY16F3910 receive the TX signal transmitted by the Host, it will enter the UART interrupt first. After the RxBF Flag, clear the invalid data and the relevant Interrupt Flag, and then re-open the internal HAO high frequency, the CPU operating frequency to switch to HAO, leaving the UART interrupt routine to return to the main program.

Note: The interrupt flag before RxBF is used to wake up the chip, and should be avoided as the related operation. If wake-up from Sleep mode waits at least 64msec (max: <100msec), the chip can begin to operate. Wait for the UART command sent from Host to HY16F3910 to be invalid.



26. ENHANCED UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMIT (EUART2)

26.1. Overall description

Please refer to UART

26.2. Register address

UART2 Register Address	31 24	23 16	15 8	7 0	
UART2 Base Address + 0x00(0x40E10)	Mask0 REG0		Mask1	REG1	
UART2 Base Address + 0x04(0x40E14)	-	-	Mask2	REG2	
UART2 Base Address + 0x08(0x40E18)	-	-	Baud	Rate	
UART2 Base Address + 0x0C(0x40E1C)	-	TX2	-	RX2	

⁻Reserved

26.3. Register function

26.3.1. UART2 register 0

UART2 Base Address + 0x10 (0x40E10)									
Symbol		UART2CR0 (UART2 Control Register 0)							
Bit	[31:24]	24] [23] [22] [21] [20] [19] [18] [17] [16]							
Name	Mask	OErr	NErr	FErr	PErr	TxBusy	TxBF	RxBusy	RxBF
RW	R0W-0		RW0-0				R	-0	
Bit	[15:08]	[7:	[7:6] [5:4]			[3]	[2]	[1]	[0]
Name	MASK	PLen		DLen		RxIT	RxEn	TxIT	TxEn
RW	R0W-0	RV	V-1	RV	V-2		RV	V-0	

Bit	Name	Description
	OErr	Rx Buffer over run error flag
Bit[23]		0 Normal
		1 Over run
		Rx Noise detected flag
Bit[22]	NErr	0 Normal
		1 Noise detected
		Rx Frame check error flag
Bit[21]	FErr	0 Normal
		1 Frame check error
		Rx Parity check error
Bit[20]	PErr	0 Normal
		1 Parity check error
	TxBusy	Tx Busy flag
Bit[19]		0 Idle
		1 Busy
	TxBF	Tx Buffer Full flag
Bit[18]		0 Empty
		1 Full
		Rx Busy flag
Bit[17]	RxBusy	0 Idle
		1 Busy
		Rx Buffer Full flag
Bit[16]	RxBF	0 Empty
		1 Full
Bit[7:6]	PLen	Tx stop length control
2[0]	I LOII	0 0.5Bit



		1 1Bit						
		2 1.5Bit						
		3 2 Bit						
		Tx/Rx data length						
		Normal Mode	Parity Check Mode					
Bit[5:4]	DLen	0 6 Bit Mode	5 Bit Mode					
Dit[3.4]	DLen	1 7 Bit Mode	6 Bit Mode					
		2 8 Bit Mode	7 Bit Mode					
		3 9 Bit Mode	8 Bit Mode					
		Rx interrupt method selection						
Bit[3]	RxIT	Send out the interrupt when the Rx Data Buffer has data,						
Dit[3]	IXXII	0 and the interrupt disappears aft						
		1 Send out the interrupt after one	piece of data is received by the Rx.					
	RxEn	UART Rx control switch						
Bit[2]		0 Disable						
		1 Enable						
		Tx interrupt method selection						
Bit[1]	TxIT	Send out the interrupt when the						
Dit[1]	1 711	and the interrupt disappears after the data are written in.						
		1 Sent out the interrupt after one	piece of data is transmitted by the TX.					
		UART TX control switch						
Bit[0]	TxEn	0 Disable						
		1 Enable						

26.3.2. UART2 register 1

110 D TO D									
UART2 Base Address + 0x14 (0x40E14)									
Symbol		UART2CR1 (UART2 Control Register 1)							
Bit		[31:16]							
Name		•							
RW				-					
Bit	[15:08]	[7:5]	[4]	[3]	[2]	[1]	[0]		
Name	Mask	Mask - RxABDF RxABDEn RxWUEn PrtEn PrtODD							
RW	R0W-0 - RW-0								

Bit	Name	Description
		Automatic Baud Rate Detection Error Flag
Bit[4]	RxABDF	0 Normal
		1 Error occurs
		Automatic detection of baud rate switch
Bit[3]	RxABDEn	0 Disable
		1 Enable
		Automatic wake-up mode
Bit[2]	RxWUEn	0 Disable
		1 Enable
		Parity check switch
Bit[1]	PrtEn	0 Disable
		1 Enable
		Select the odd parity check, even parity check
Bit[0]	PrtODD	0 Even parity check
		1 Odd parity check

26.3.3. UART2 register 2

	UART2 Base Address + 0x18 (0x40E18)	
Symbol	UART2CR2 (UART2 Control Register 2)	



Bit	[31:16]
Name	RSV.
RW	R-0
Bit	[15:0]
Name	Baud Rate
RW	RW-X

Bit	Name	Description
Bit[15:0]	Baud Rate	UART baud rate setting

26.3.4. UART2 register 3

	UART2 Base Address + 0x1C (0x40E1C)						
Symbol	UART2CR3 (UART2 Control Register 3)						
Bit	[31:25]	[24:16]					
Name	-	Tx Data					
RW	-	W-X					
Bit	[15:9]	[8:0]					
Name	-	Rx Data					
RW	-	R-X					

Bit	Name	Description
Bit[24:16]	Tx Data	Tx Data Buffer
Bit[8:0]	Rx Data	Rx Data Buffer

26.4. UART2 using instruction.

UART2 and UART control position different places that register with the IO pin configuration different interrupt vector, UART for the INT HW0, UART2 is INT HW7, the same way test the control order.



27.12C COMMUNICATION INTERFACE

27.1. Overall description

HY16F3910 have one communication interface (I²C), containing the shown (Master) and Slave) Two operating modes are as follows. Host mode can transmit a signal to the I²C Bus I²C packet format combined transfer controller (Transmission Controller, Tx Controller) according to the needs of the system and to determine the transfer rate Clock Generator required. The Slave Controller can receive signals on the I²C Bus to (Slave) mode accepts communications (Master) Host Bus on the demand, combined with a host data transfer controller backhaul needs.




FIG. 27-1 I²C communication structure diagram

27.1.1. Communication I2C interface features:

The standard I²C serial interface includes the SDA and the SCL with two pins.

The pin has the open-type open drain output structure, which needs the external pull-up resistor to ensure the high-level output. The standard I2C serial interface is be set to be under the master mode, slave mode or the master/slave mode. The programmable clock is allowed to adjust the transmission rate of the I²C. The data are bi-directionally transmitted between the master and the slave.

The I^2C allows large operating voltage range. The reference design of the I^2C uses a 7-bit length address space but reserves 16 address to deal with a group of buses and the communication between up to 112 (128-16=112) nodes.




FIG. 27-2 I²C bus device hooking diagram



27.1.2. Communication I2C interface signal

Start signal (START):

Under the master mode, the SCL is high potential. The SDA sent from high potential to low potential to enable the data transmission.

DATA and ADDRESS signals:

I²C serial interface protocol is only needed when the SCL is low potential; The SDA can be changed only according to the data.

Acknowledge signal:

Data reception (Slave) starts right after the initial 8 bits.

Transmitting data to the device (Host) is to send a low potential, which means the data are received.

STOP signal:

Under the master mode, the SCL is high potential. The SDA sent from low potential to high potential to end the data transmission.




FIG. 27-3 I2C bus clock diagram

Data transmission rate calculation:

I²C internal register CRG [7: 0] can control the main terminal mode data transfer rate. I²C bus SCL connection pin serial data transmission speed depends on the I²C circuit clock source (APCK) and serial transmission rate register CRG [7: 0] value is set, I²C serial data transfer rate can be represented by the following formula to determine:

(I2CCK)Data Baud Rate = (APCK) / [4X (CRG + 1)]

Note:

I²C Master Mode and I²C Slave Mode under, SCL can support a maximum speed of 400kHz.

Time-out function (Time-Out):

Time-out function is to prevent the I²C controller from locking the I²C communication bus when the I²C works in order to provide enough time to deal with the MCU I²C controller. Therefore, the response of the I²C controller to each bit will occur only after the SCL is reduced to low potential; at this time, the master end cannot receive the next clock signal; in other word, a clock stretching takes place. However, when the MCU is too busy or cannot reply to the I²C controller for other reasons, the SCL I²C communication bus may be locked under the low potential.

In order to prevent from the above situation, Time-out controller can be set according to programmers Time-out conditions. The machine detects SCL is pulled Low time when the Time-out is determined to establish, I²C controller will release the SCL and generates an interrupt to the MCU.

Time-out control circuit is I²C clock source (I2CCK) to count condition,I2CCK to TOPS set of values can be up to 128 Pre-scale, According to TOPS and TOLimit register to determine the Time-out time the machine is set to Low .SCL time. (Referred to herein as SCLo) If has not been reached SCLo in Time-out time is released as High, the Time-out controller internal counter will be reset, and in the next SCLo counted again when pulled Low; If SCLo exceeds the Time-out time is still pulled Low, the Time-out flag (TOFlag) will be set, , and interrupt request MCU processing.

After the Time-out flag is set up, and later in the course of transmission will be in response to NACK I²C Bus. To clear the MCU after the Time-out flag, I²C control circuit to normal use, time-out of the flag must be cleared TOWn off and back on, so Time-out control circuit reply initial state.



I²C communication pin

The I²C bus only has two wires, but the chip allocates 8 sets of communication IO pins for the I²C module (Each set of IO pins includes SCL/SDA), which is for the reuse functions of the IO port. In this way, users can conveniently select different communication pins. The corresponding communication pins can be selected and enabled via the controllers I2CPTS0x40844 [19:17], I2CPTEn 0x40844[16]. When using the functions of the I²C, the communication IO pins should be enabled, and the corresponding IO pin should be set under the input mode or output mode. The following table is the communication pin distribution table.

I2CPTS[2:0]	I2CPTEn	SCL	SDA	I2CPTS[2:0]	I2CPTEn	SCL	SDA
000	1	PT1.0	PT1.1	100	1	PT2.0	PT2.1
001	1	PT1.2	PT1.3	101	1	PT2.2	PT2.3
010	1	PT1.4	PT1.5	110	1	PT2.4	PT2.5
011	1	PT1.6	PT1.7	111	1	PT2.6	PT2.7

Table 27-1 I²C communication IO pin distribution

Note: HY16F3910 portfolio I²C application, initialize GPIO pin function as input or output mode is selectively set, a user on the I2C initialization process can omit this step of the process.

27.1.3. Communication I2C interface flow

I²C serial interface terms

(SPIA): It means Action Register (ACT) giving instructions to the Action control register, where S is the Start instruction, and P is the Stop instruction, I am the interrupt flag and A is the Acknowledge instruction.

SPIA: It means Action Register (ACT) reading the value of the Action control register, which can be used to determine the interrupt flag or other instructions are finished or not.

STA: It means reading the value of the Status register, which is used to show the current operating status of the I²C circuit.

The following flow chart will respectively express the statuses of the I ² C interface by (circular frame with gbackground), (circular frame with white background) and (white rectangular frame):	gray
Status with IRQ	
Status without IRQ	
Action	
Circular frame with gray background: it means the I ² C status that the interrupt flag is established. Circular frame with white background: it means the I ² C status that the interrupt flag is not established and needs to be read actively by the MCU.	t

White rectangular frame: it means the instructions to the I²C should be given by the MCU.



27.1.4. I2C Master TX flow




FIG. 27-4 Master Transmitter Mode



27.1.5. I2C Master RX flow




FIG. 27-5 Master Receiver Mode



27.1.6. I2C Slaver TX flow




FIG. 27-6 Slave Transmitter Mode



27.1.7. I2C Slaver RX flow




FIG. 27-7 Slave Receiver Mode



27.1.8. I2C General Call flow




FIG. 27-8 General Call Mode



27.2. Register address

I2C Register Address	31 24	23 16	15 8	7 0
I2C Base Address + 0X00 (0X41000)	-	-	MASK0	I2C_CON0
I2C Base Address + 0X04 (0X41004)	MASK1	I2C_CON1	MASK2	I2C_CON2
I2C Base Address + 0X08 (0X41008)	MASK3	I2C_CON3	MASK4	I2C_CON4
I2C Base Address + 0X0C (0X4100C)	MASK5	MASK6	I2C_CON5	I2C_CON6
I2C Base Address + 0X10 (0X41010)	-	-	-	I2C_CON7
I2C Base Address + 0X14 (0X41014)	-	-	-	I2C_CON8

⁻ Reserved

27.3. Register function

27.3.1. I2C register 0

	I2C Base Address + 0x00 (0x41000)						
Symbol				I2CCR0 (I2	² C Control Registe	er 0)	
Bit					[31:16]		
Name		RSV					
RW		R-0					
Bit	[15:08]	[15:08] [07:06] [05] [04:03] [02] [01] [00]					[00]
Name	MASK	MASK - TOCKS - GCRst TOEn I2CEn					
RW	R0W-0						

Configuration Register (CFG)

	rincgister			
Bit	Name	Description		
		Timeout E	Base Clock Control	
Bit[05]	TOCKS	0	Base on I ² C IP Clock	
		1	Base on CRG Clock	
		I2C Gene	ral call reset enable control	
Bit[02]	GCRst	0	Disable	
		1	Enable	
		Time-out	reset function enable control	
Bit[01]	TOEn	0	Disable	
		1	Enable	
		I2C functi	on enable control	
Bit[00]	I2CEn	0	Disable	
		1	Enable	

Note: When I2CEn is off, it will shut off the I²C internal clock, in addition to Configuration Register can write, the rest of the register will not be able to write data.



27.3.2. I2C register 1

Action Register (ACT)

	9.010. (7.10.)								
	I2C Base Address + 0x04 (0x41004)								
Symbol		I2CCR1 (I2C Control Register 1)							
Bit	[31:24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]
Name	MASK	MAct	SAct	Rx P/Sr	R/W	DF	A/NA	GC	ARB
RW	R0W-0				R-(0			
Bit	[15:08]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Name	MASK	SEn	10bEn	3BEn	EIRQFlag	START	STOP	IRQFlag	A/NA
RW	R0W-0				RW	-0			

Bit	Name	Description
		Master mode enable flag
Bit[23]	MAct	0 Disable
Dite		1 Enable
		Slave mode enable flag
Bit[22]	SAct	0 Disable
[]	0, 101	1 Enable
		Reception stop or restart flag
Bit[21]	Rx P/Sr	0 Normal
		1 The reception stop or restart flag has been sent or received
		Read/write status flag
Bit[20]	R/W	The writing instruction has been sent or received.
' '		1 The reading instruction has been sent or received.
		Data flag
Bit[19]	DF	0 Normal
		1 The I ² C data have been sent or received.
		Response signal (ACK) status flag
Bit[18]	[18] A/NA	0 The response signal (ACK) has yet to be sent or received.
		1 The response signal (ACK) has been sent or received.
		General calling status flag
Bit[17]	GC	0 Normal
		1 The general calling operation is performed now.
		Arbitration loss flag
Bit[16]	ARB 0	0 Normal
		1 Arbitration loss
		(I ² C Slave)Slave mode enable control
Bit[07]	SEn	0 Disable
		1 Enable
		(I ² C Slave)Slave 10-bit address code mode enable control
Bit[06]	10bEn	0 Disable
		1 Enable the 10-bit address code mode
		(I ² C Slave)Slave sending 3 pieces of data function enable control
Bit[05]	3BEn	0 Disable
		1 Enable the slave continuously sending 3 pieces of data function.
		Error flag, related to the error interrupt flag I2CEIF; the I2CEIF can be cleared after
		the bit is cleared.
Bit[04]	EIRQFlag	0 Normal
	-	The time-out or receiving accidental start (stop) signal or arbitration failure takes
		1 place.
		(S) Start signal control bit
Bit[03]	START(S)	0 Normal
Butaan	0.70 = (=)	1 Generate the start signal from the I ² C bus.
Bit[02]	STOP(P)	(P) Stop signal control bit



		Normal
		Generate the stop signal from the I ² C bus.
		Interrupt control bit
		Normal;
Bit[01]	IRQFlag(I)	Reply to the interrupt; the device will reply to the interrupt after receiving 9 clocks, and then draw the SCL to low potential until the bit is cleared and release the SCL signal wire; writing in 0 will clear the device status control bit and make the I ² C proceed to the next status.
		A) Response signal replying control bit
Bit[00]	A/NA(A)	No reply ACK or Reply NACK
		The response signal (ACK) has been replied.

27.3.3. I2C register 2

	I ² C Base Address + 0x08 (0x41008)						
Symbol	12	I2CCR2 (I2C Control Register 2)					
Bit	[31:24]	[31:24] [23:16]					
Name	MASK CRG						
RW	R0W-0	R0W-0 RW-0					
Bit	[15:08]	[7]	[6:4]	[3:0]			
Name	MASK TOFlag TOPS TOLimit			TOLimit			
RW	R0W-0 R-0 RW-0						

Bit	Name	Description		
		I ² C bus data serial transmission rate control register		
Bit[23:16]	Bit[23:16] CRG	0	Set 0	
		1	Set 1	

The data serial transmission rate of the I²C bus is determined by the values of the clock source of the I²C and the serial transmission rate control register CRG; the data serial transmission rate of the I²C bus can be calculated according to the following equation:

I2CCK = (APCK) / [4 x (CRG + 1)] Note:

I2CCK recommend less than 400K Hz

Bit	Name	Description		
		Time-out	flag	
Bit[7]	TOFlag	0	Normal	
		1	The I2C bus clock wire high/low potential control is overtimed.	
		Time-out	clock frequency divider configuration	
		111	CLKPS = I2CCK / 128	
		110	CLKPS = I2CCK / 64	
		101	CLKPS = I2CCK / 32	
Bit[6:4]	TOPS	100	CLKPS = I2CCK / 16	
		011	CLKPS = I2CCK / 8	
		010	CLKPS = I2CCK / 4	
		001	CLKPS = I2CCK / 2	
		000	CLKPS = I2CCK / 1	
		Time-out	upper limit configuration	
		1111	16x CLKPS Cycle	
		1110	15x CLKPS Cycle	
Bit[3:0]	TOLimit	1101	14x CLKPS Cycle	
		1100	13x CLKPS Cycle	
		1011	12x CLKPS Cycle	
		1010	11x CLKPS Cycle	



1001	10x CLKPS Cycle
1000	9x CLKPS Cycle
0111	8x CLKPS Cycle
0110	7x CLKPS Cycle
0101	6x CLKPS Cycle
0100	5x CLKPS Cycle
0011	4x CLKPS Cycle
0010	3x CLKPS Cycle
0001	2x CLKPS Cycle
0000	1x CLKPS Cycle

27.3.4. I2C register 3

Slave ID0 (SID0)

I ² C Base Address + 0x0C (0x4100C)					
Symbol		2CCR3 (I	2C Control Register 3)		
Bit	[31:24]	[31:24] [23:16]			
Name	SID1 MASK		SID0 MASK		
RW	R0W-0		R0W-0		
Bit	[15:9]	[8]	[7:1]	[0]	
Name	SID1 VD1		SID0	VD0	
RW	RW-0		RW-0		

Bit	Name	Description
		SID1 MASK
Bit[31:24]] SID1 MASK	0 Disable
		1 Enable
		SID0 MASK
Bit[23:16]	SID0 MASK	0 Disable
		1 Enable
		SID1 slave address code configuration
Bit[15:9]	SID1	0 Set 0
		1 Set 1
		Slave address code valid control bit,
Bit[08]	VD1	the bit should be 1 when writing in the address code.
Dit[OO]	۷۵۱	The slave address code is invalid.
		The slave address code is valid.
		SID0 slave address code configuration
Bit[7:1]	SID0	0 Set 0
		1 Set 1
		Slave address code valid control bit,
Bit[00]	VD0	the bit should be 1 when writing in the address code.
Bit[00]	V D0	The slave address code is invalid.
		The slave address code is valid.

Note:

When operating in I^2C slave mode, provides two Slave ID register, it can be applied at the same time the existence of two sets of slave mode. For example: VD0 set to 0x30, VD1 is set to 0x32. You can also use a combination of the two Slave ID 10 yuan slave addressing mode.

Built-in I²C Slave ID Comparator for comparing the received on I²C Bus Slave ID whether on Slave ID Register set ID consistency. When comparing the results were consistent demand Slave Mode will send an interrupt signal to the host system is ready for service, and when the I²C Bus clock signal SCL pulled Low Wait for the machine so that the host system has responded. The Slave Controller will wait for a response until the system has surrendered control over the SCL host. Therefore, in order to avoid system anomalies native prolonged occupation I²C Bus, users must set the appropriate timeout controller (Time-out Controller),



so that for too long when no response to the system by releasing SCL Slave Controller of self-control, and send the wrong status interrupt signal.

27.3.5. I2C register 4

	I ² C Base Address + 0x10 (0x41010)							
Symbol		I2CCR4 (I2C Control Register 4)						
Bit		[31:16]						
Name		RSV.						
RW		R-0						
Bit	[15:8]	[15:8] [7:1] [0]						
Name	- Rx A7-1/D7-1 RW/D0							
RW	-	R	-X					

Receiver Data Buffer (RxAD)

Bit	Name	Description				
		Register	RX[7:0] for receiving address or data			
Bit[7:1]	Rx A7-1/D7-1	0 Set 0				
			Set 1			
		The rece	ived data is the 0 th value of the read/write instruction or data.			
Bit[0]	RW/D0	0	Set 0			
		1	Set 1			

27.3.6. I2C register 5

Transmitter Data Buffer 0 (TXAD)

	l ² C Base Address + 0x14 (0x41014)							
Symbol	I ² C 5 (I ² C Control Register 5)							
Bit	[31:24] [23:17] [16]							
Name	RSV.	TX2 A7-1/D7-1	Flag/D0					
RW	R-0	R-0 RW-X						
Bit	[15:08]	[7:1]	[0]					
Name	TX1 A7-0/D7-0	TX0 A7-1/D7-1	RW/D0					
RW		RW-X						

Bit	Name	Description				
Bit[23:17]	TX2 A7-1/D7-1	Transmission register 2 for transmitting the address or the value of the data[7:1] 0 Set 0 1 Set 1				
Bit[16]	Flag/D0	Transmission register 2 for transmitting the read/write instruction or the value of the data[0] 0 Set 0 1 Set 1				
Bit[15:8]	TX1 A7-0/D7-0	Transmission register 1 for transmitting the address or the value of the data[7:0] 0 Set 0 1 Set 1				
Bit[7:1]	TX0 A7-1/D7-1	Transmission register 0 for transmitting the address or the value of the data[7:1] 0 Set 0 1 Set 1				
Bit[00]	RW/D0	Transmission register 0 for transmitting the read/write instruction or the value of the data[0]				

HY16F3910 User's Guide 21-bit ENOB ΣΔΑDC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



0	Set 0
1	Set 1

Note:

In the communication process, to be transmitted when there is no data transmission register must be set to 0XFF.

Because the lowest bit, long pull Low easy for SDA bus lock in Low (0).

When operating in I²C slave mode (Slave), 1 byte if the work in standard mode, using TX0 A7-1 / D7-1 be single data transfer, if the work of 3 bytes mode, using TX0 A7-1 / D7-1, TX1 A7-0 / D7-0, TX2 A7-1 / D7-1 perform data transfer.

TX1 A7-0 / D7-0: Transmitter 2nd Data Buffer Bit7-0 for 3 Byte Mode Only After 3 byte mode data transfer is complete, this register is automatically set to FFh.

TX2 A7-0 / D7-0: Transmitter 3rd Data Buffer bit7-1 for 3 Byte modes only. Flag / D0: Transmitter 3rd Flag or Data buffer bit 0 for 3 byte mode only After 3 byte mode data transfer is complete; this register is automatically set to FFh.



27.4. Model program function

27.4.1. I2C initialize instruction

I²C Master Mode Initial

- Lead: Configuration I2CCK, configured as I2C GPIO mode.
- Configure I2CEn-enable I2C and I2C internal clock circuit.
- Configure CRG enable I2C operating in the required transmission rate.
- Configure TOPS Clock Stretching and TOLimit set time limit.
- Configuration I2CEn and TOEn-enable I2C and Time-out control circuit.
- I²C Master Mode Initial complete, the user can make use of ACT, STA, RxAD and TxAD registers and other information required to complete the transfer.

I²C Slave Mode Initial

- Lead: Configuration I2CCK, configured as I²C GPIO mode.
- Configure I2CEn-enable I2C and I2C internal clock circuit.
- Configure TOPS Clock Stretching and TOLimit set time limit.
- Configure Slave IDx and Slave IDx Mask as a comparison of the Slave Mode ID.
- Configure SEn-enable Slave Mode circuitry.
- Configuration I2CEn and TOEn-enable I2C and Time-out control circuit.
- I2C Slave Mode Initial complete, the user can make use of ACT, STA, RxAD and TxAD registers and other information required to complete the transfer.

10 Bit Addressing I2C Slave Mode Initial

- Pre-Assignment: Configuring I2CCK, the configuration of I²C GPIO mode.
- Configure I2CEn-enable I2C and I2C internal clock circuit.
- Configure TOPS Clock Stretching and TOLimit set time limit.
- Configure Slave IDx and Slave IDx Mask as a comparison of the Slave Mode ID.
- Configuration SEn and 10bEn-enable Slave Mode circuit 10 Bit Addressing circuit.
- Configuration I2CEn and TOEn-enable I²C and Time-out control circuit.
- I²C Slave Mode Initial complete, the user can make use of ACT, STA, RxAD and TxAD registers and other information required to complete the transfer.

3 Byte I²C Slave Mode Initial

- Lead: Configuration I2CCK, configured as I2C GPIO mode.
- Configure I2CEn-enable I2C and I2C internal clock circuit.
- Configure TOPS Clock Stretching and TOLimit set time limit.
- Configure Slave IDx and Slave IDx Mask as a comparison of the Slave Mode ID.
- Configuration SEn and 3BEn-enable Slave Mode 3 Byte TX circuit and a control circuit.
- Configuration I2CEn and TOEn-enable I2C and Time-out control circuit.
- I²C Slave Mode Initial complete, the user can make use of ACT, STA, RxAD, TX0, TX1, TX2 and other information required to complete the transfer register.



27.4.2. I2C operating process instruction

Below is a common I²C EEPROM (24C02) control data format.

The following provides I²C Master Write & Read to read and write EEPROM allows the user to control commentary awareness of I²C operational processes.





Figure 27-9 I²C EEPROM data control format



I²C Master TX side process description:

Readers can refer to the following text, clearly understand I²C Master TX end I²C Single Write operation flow.



Master TX state flowchart of FIG 27-10 I2C

- 1. First use HYCON C library instruction DrvI2C_Ctrl (1,0,0,0) setting (SPIA) = (1000) to complete the START condition, when executing the instruction DrvI2C_Ctrl (1,0,0,0), you can use oscilloscope from SCL and SDA pin observe the I²C START signal waveform has been sent.
- 2. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 90h, if 90h, 90h entering state. Use instruction within 90h state DrvI2C_WriteData fill SLAVE ADDRESS and using instructions DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000), when executing the DrvI2C_Ctrl within 90h state (0,0,0,0) You can use an oscilloscope I²C SLAVE ADDRESS waveform signal has been sent from the SCL and SDA pins.
- 3. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 84h, if 84h, on behalf of Slave has returned ACK, enter 84h state. Use instruction in this state DrvI2C_WriteData fill WORD ADDRESS and using instructions DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000), when executing the DrvI2C_Ctrl within 84h state (0,0,0,0) It can be observed from SCL and SDA pin I2CWORD ADDRESS waveform signal has been sent.
- 4. Use HYCON C library instruction Dev I²C GetStatus Flag status is confirmed STA 8Ch, if 8Ch, on behalf of Slave has returned ACK, enter 8Ch state. Within this state, use instruction DrvI2C_WriteData fill DATA BYTE and using instructions DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000), when executing the DrvI2C_Ctrl within 8Ch state (0,0,0,0), you can observe the I²C DATA BYTE signal has been sent from the waveform SCL and SDA pin.

HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



- 5. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 8Ch, if 8Ch, on behalf of Slave gone back ACK. At this point, or enter 8Ch state, in this state, as it has been without any data transfer, so you can use the command DrvI2C_Ctrl (0,1,0,0) setting (SPIA) = (0100), when executed within 8Ch state Ends DrvI2C_Ctrl (0,1,0,0), can be observed I²C STOP waveform signal has been generated from the SCL and SDA pins.
- 6. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 30h, if 30h, representing the first document data transfer has been completed.



I²C Master TX & RX side process description:

Readers can refer to the following text; clearly understand I²C Master TX & RX and I²C Single Read operation flow.




Figure 27-11 flowchart state of I²C Master TX RX

- Before performing I²C Master RX process or the first to do I²C Master TX processes. First use HYCON C library instruction DrvI2C_Ctrl (1,0,0,0) setting (SPIA) = (1000) START condition, when executing the instruction DrvI2C_Ctrl (1,0,0,0), from SCL and SDA Pin observe the I²C START signal waveform has been sent.
- 2. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 90h, if 90h, 90h entering state. Use instruction within 90h state DrvI2C_WriteData fill SLAVE ADDRESS and using instructions DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000), when executing the DrvI2C_Ctrl within 90h state (0,0,0,0) It can be observed from SCL and SDA pin I2C SLAVE ADDRESS waveform signal has been sent.
- 3. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 84h, if 84h, on behalf of Slave has returned ACK, enter 84h state, using the instruction in this state DrvI2C_WriteData fill WORD ADDRESS and using instructions DrvI2C_Ctrl (0, 0,0,0) Setting (SPIA) = (0000), when executing the DrvI2C_Ctrl within 84h state (0,0,0,0) can be observed I2C WORD ADDRESS waveform signal from SCL and SDA pin has been sent.
- 4. Use HYCON C library instruction Drv I2C GetStatus Flag status is confirmed STA 8Ch, if 8Ch, on behalf of Slave has returned ACK, enter 8Ch state. Use instruction DrvI2C_Ctrl in this state (1,0,0,0) setting (SPIA) = (1000), when executing the DrvI2C_Ctrl within 8Ch state (1,0,0,0), from SCL and SDA pin Observation I²C repeated start waveform signal has been sent.
- 5. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is B0h, if B0h, on behalf of repeated start signal has been sent. Use instruction DrvI2C_WriteData fill SLAVE ADDRESS + 1 and using instructions DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000), when executed within B0h state Ends DrvI2C_Ctrl (0,0,0,0), can I2C SLAVE ADDRESS observed from SCL and SDA pin + 1 waveform signal has been sent, this time into the I²C Master RX processes.
- 6. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 94h, if 94h, on behalf of the Master side has received the return of SLAVE ADDRESS + 1 ACK, enter 94h state, use instruction DrvI2C_Ctrl (0,0,0,0) is set (SPIA) = (0000), when executing the DrvI2C_Ctrl within 94h state (0,0,0,0) can be observed I²C Slave DATA BYTE waveform signal from SCL and SDA pin has been sent.
- 7. Use HYCON C library instruction Dev I2C GetStatus Flag confirm STA status is 98h, if it is 98h, the representative has received DATA BYTE Master end Slave end of the back data and Master has sent NACK signal to the Slave side. DrvI2C_ReadData read back using the command DATA BYTE data sent by Slave end and set (SPIA) = (0100), Stop sending end signal.
- 8. Use HYCON C library instruction DrvI2C_GetStatusFlag confirm STA status is 30h, if 30h, representing the first document data read has been completed.



I²C Slave RX side process description:

Readers can refer to the following text; clearly understand I²C Slave RX end and operational processes of I²C Single Write.




FIG. 27-12 I2C Slave RX state flowchart

- 1. After completion of I²C Slave initialization, the first end of the first I²C Master SLAVE ADDRESS send information to the I²C Slave end, if there is the right-side I²C Slave back ACK, this time I²C Slave side will enter the state 0x44, and this time if you use an oscilloscope SCL and SDA pin state, it can be seen I²C Master has sent information to the SLAVE ADDRESS I²C Slave, and I²C Slave side has done a first ACK signal response.
- 2. When the I²C Slave end into the 0x44 state, this time on behalf of I²C Slave has done a first ACK reply, this time I²C Master end WORD ADDRESS if sent information to the I²C Slave side, when I²C Slave end use instruction DrvI2C_Ctrl (0, 0,0,1) setting (SPIA) = (0001), when the implementation of End (SPIA) = (0001) control state, on behalf of I²C slave terminal has received the information and do WORD ADDRESS ACK reply, this time if you use oscilloscope SCL and SDA pin state, it can be seen I²C Slave has done a second signal of ACK reply, I²C Slave enter 0x4C end state.
- 3. I²C Slave enter 0x4C end state, then I²C Slave end use instruction DrvI2C_ReadData accept WORD ADDRESS data, this time I²C Master will then send DATA BYTE end data to I2C Slave side, when I²C Slave end use instruction DrvI2C_Ctrl (0, 0,0,1) Setting (SPIA) = (0001), when the implementation of End (SPIA) = (0001) control state, on behalf of I²C Slave DATA BYTE data has been received and made ACK reply, and this time if you use an oscilloscope SCL and SDA pin state, it can be seen I²C Slave side has done a third of the ACK signal reply, I²C Slave side or enter 0x4C state.
- 4. I²C Slave enter 0x4C end state, then I²C Slave end use instruction DrvI2C_ReadData accept DATA BYTE data, when the I²C Slave end use instruction DrvI2C_Ctrl (0,0,0,1) setting (SPIA) = (0001) after, I²C Master terminal will send signals to the I²C Slave STOP end, this time if you use an oscilloscope to

HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



- observe the state of SCL and SDA pin, you can see I^2C Master terminal sends signals to the I^2C Slave STOP end, I^2C Slave end into the 0x30 state.
- 5. I^2C Slave end into the 0x30 state, on behalf of I^2C Slave end has received I^2C Master STOP signal sent by the end, this time using the command DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000), let I^2C Slave end re-enter the initial state, waiting for the next I^2C Master end signal sent signals.



I²C Slave TX & RX Flow Description:

Readers can refer to the following text; clearly understand I²C Slave TX & RX and I²C Single Read operation flow.




FIG.27-13 I²C Slave TX RX state flowchart

- 1. After completion of I²C Slave initialization, the first end of the first I²C Master SLAVE ADDRESS send information to the I²C Slave end, if there is the right-side I²C Slave back ACK, this time I²C Slave side will enter the state 0x44, and this time if you use an oscilloscope SCL and SDA pin state, it can be seen I²C Master has sent information to the SLAVE ADDRESS I²C Slave, and I²C Slave side has done a first ACK signal response.
- 2. When the I²C Slave end into the 0x44 state, this time on behalf of I²C Slave has done a first ACK reply, this time I²C Master end WORD ADDRESS if sent information to the I²C Slave side, when I²C Slave end use instruction DrvI2C_Ctrl (0 , 0,0,1) setting (SPIA) = (0001), when the implementation of End (SPIA) = (0001) control state, on behalf of I²C slave terminal has received the information and do WORD ADDRESS ACK reply, this time if you use oscilloscope SCL and SDA pin state, it can be seen I²C Slave has done a second signal of ACK reply, I²C Slave enter 0x4C end state.
- 3. I²C Slave enter 0x4C end state, then I²C Slave end use instruction DrvI2C_ReadData accept WORD ADDRESS information, and this time end I²C Master SLAVE ADDRESS + 1 will be sent information to the I²C Slave side, when I²C Slave end use instruction DrvI2C_Ctrl (0, 0,0,1) Setting (SPIA) = (0001), when the implementation of End (SPIA) = (0001) control state, on behalf of I2C Slave SLAVE ADDRESS + 1 has received information and made ACK reply, this time if you use oscilloscope SCL and SDA pin state, it can be seen I²C Slave side has done a third of the ACK signal reply, I²C Slave end into the 0x54 state.
- 4. I²C Slave end into the 0x54 state where the I²C Slave end use instruction DrvI2C_WriteData fill DATA BYTE data you want to back to the I²C Master side, when I²C Slave end use instruction DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000) after this time if you use an oscilloscope to observe the state of SCL and SDA pin, you can see I²C Master I²C Slave side end has received DATA BYTE sent signals, and I²C Master has sent NACK signal to the I²C Slave end, I²C Slave end into the 0x58 state.
- 5. I²C Slave end into the 0x58 state, on behalf of I²C Slave I²C Master terminal has received NACK signal sent by the end, when I²C Slave end use instruction DrvI2C_WriteData the highest bit MSB is set to High, and using instructions DrvI2C_Ctrl (0,0,0,0) is set (SPIA) = (0000), the implementation of End (SPIA) = (0000) after this time if you use an oscilloscope to observe the state of SCL and SDA pin, you can see I²C Master sends STOP signal end, I²C Slave end enter 0x30 state.
- 6. I²C Slave end into the 0x30 state, on behalf of I²C Slave end has received I²C Master STOP signal sent by the end, this time using the command DrvI2C_Ctrl (0,0,0,0) setting (SPIA) = (0000), let I²C Slave end re-enter the initial state, waiting for the next I²C Master end signal sent signals.



27.5. I²C General Call Mode

HY16F3910 the I²C Slave support I²C General Call Function.

When the General Call Function I²C Slave mode is activated, then I²C Master Mode can be used to do a broadcast control I²C Slave Controller, I²C Slave work in broadcast mode when Slave Address ID is 00h, I²C Slave of General Call Function key differentiator General Call and General Call Reset two kinds.

General Call:

When the unit of General Call is a call, I²C Slave Controller will post more information will be waiting to receive an interrupt signal, rather than a general agreement received Slave ID will be issued immediately interrupt signal, and in response to the position of the handle , will be issued a "NACK" signal and an interrupt signal to the machine after the processor receives I²C Slave Controller when slave mode is on General Call ID automatically issued to all "ACK" signal to the host when 00h and continue to automatically receive the next piece of data . The following figure shows General Call control commands, when SEn and GCRst function can simultaneously cause (Enable) when you can use General Call to make control of the I²C Slave device. I²C Master control process received its first information sent by General Call "00h" to end when the I²C Slave reply ACK NACK control command reply will be issued when the first pen interrupt signal, reads the STA is 4Ah or 4Eh representatives I²C Slave has been working in General Call mode, and the first document data has been stored in the RX Receive data register, I²C Slave RX receiving end can read data register and make a judgment as to what command and the corresponding action.

General Call



Figure 27-14 I2C General Call

General Call Reset:

I²C Slave Controller also supports General Call Reset function, when SEn and GCRst function is turned on at the same time, if the I²C Controller General call ID 00h reception and the first document data is "06h" is the General Call Reset condition is satisfied, then the original will be sent to native processor interrupt signal (Interrupt) will be reset signal (Reset) substituted, provided the external host can reset the machine functions wafer via I²C Bus.

General Call Reset




Figure 27-15 I²C General Call Reset

27.6.10 Bit Addressing Mode

27.6.1. I2C 10 Bit Addressing Mode instruction

10 bit addressing (10-bit addressing) mode I^2C original seven yuan addressing extensions, 10 yuan and 7 yuan addressing mode can coexist on the I^2C existing infrastructure. 10 yuan addressing mode is the top two byte transfer in slave address after START, I^2C Bus standard for the format of the machine is also made here defined as follows 28-16, the first byte must 11110xx0b, which is the first byte is necessarily a "write" command, which Bit2 \sim 1 from the machine address of Bit9 \sim 8, compared with the second group of bits of the slave address Bit7 \sim 0 start is the third part of the information bytes. So when the first byte of the host transmission, it may also issue a response to several slaves. When the first two bytes are transmitted hosts receive a response, only representatives from the machine is ready to communicate with it by a third byte begin transmitting data.




Figure 27-16 I²C 10 Bit Addressing Mode

Master Transmitter:

Host for the transmission of information of the operation, using the I²C host controller and seven yuan addressing mode there is no difference, only the first two bytes transferred from the machine address and write command, you can start transmitting data, but I²C controller will be used in (Slave) Slave mode needs to be part of the register set. You must first set SID0 to Address MSB, SID1 to Address LSB, as shown in Figure 28-17. And the SID0 VD0 bit is set to High-enable address comparator circuit, in addition to the scratchpad



and then ACT within SEn and 10bEn bit is set to High, opened 10 yuan slave mode and addressing mode will cause the I2C controller operating in 10 yuan slave mode.



Figure 27-17 Master Transmitter

Master Receiver:

Under the operation of data read by the host, the host must first to transmit "write" and the slave address can cause a manner corresponding to the slave, then through the Repeat Start switch to "read" instruction, of course, the host sends Repeat Start before data can still be written in part caused by the reading mode and then switch to read the required information. And the slave after the slave address after START accord will be able to write mode is activated later on here than just a byte of the first in line to receive Repeat Start If that is representative of the host is still present slave communication, i.e., Address MSB and Repeat Start after following figure within 28-18 after START must be the same in order to make the slave enters read mode, if different from the machine will exit the newsletter rather address MSB Repeat Start after other seven yuan will be here from the machine finds compared with responses to another communications start.




Figure 27-18 Master Receiver

Slave ID Mask:

Slave address (Slave ID, SID) provides native operating in slave mode through the SID register is set, the machine can be set Slave ID and through the native processor, will be applied to a wide range of wafer with I²C interface for the transmission of applications. After the mask and the slave address (Slave ID Mask, SIDM) may further increase the application example Slave mode, SID Mask individual bit is set to High, Slave Address Slave ID and I²C Bus on its corresponding bit yuan will all be as "consistent" and therefore SID SID Mask will allow expansion from a single address range to range-type comparison.

27.6.2. 10 Bit Addressing data write in process instruction

10 bit addressing mode data write process:




Figure 27-19 10 bit addressing mode to write data flow

- - 10 Bit Address Slave data is written to the process (which can refer I²C Slave Receiver Mode flow chart).
- 1. to set up the initialization phase SEn and 10bEn-enable 10 Bit Addressing Slave mode and waits for an interrupt signal. (3)
- 2. Read the STA as Slave 44h Bus on behalf of the ID-based machine ID, and the situation is being written.
- 3. Set the A / NA register is High, data transmission is complete after this pen transmits an ACK to Master, on behalf of the unit will be able to continue to receive the next piece of data, clear the interrupt flag IRQFlag trigger procedures to be written, and waiting for the next one interrupt signal. (4)
- 4. Read the STA is 4Ch acknowledgment ACK has been transmitted, if the Slave can still receive data write, then repeat the previous step, if not then proceed to the next step.

(Above two steps can be ignored in the case of only a single piece of data is written in)

- 5. Set the A / NA register to Low, data transmission is complete after this pen transmits a NACK to Master, on behalf of the unit will not receive the next piece of data, clear the interrupt flag IRQFlag trigger procedures to be written, and waits for the next interrupt signal. (5)
- 6. Read the STA to confirm NACK has been transmitted 48h, and ready to end the program is written.
- 7. Clear the interrupt flag IRQFlag wait STOP signal issued by the host, and waits for an interrupt signal. (6)
- 8. Read the STA to 30h on behalf of the host has finalized procedures.
- 9. Clear the interrupt flag IRQFlag has entered the next program, you can set up START scratchpad to enter host mode trying to get control of the Bus, or just clear the interrupt flag IRQFlag continue to maintain slave mode.



27.6.3. 10 Bit Addressing data readout Flow Description

10 bit addressing mode data read-out process:





Figure 27-20 10bit addressing mode data read-out process

- 10 Bit Addressing Master data read process (can be flow refer I²C Master Transmitter Referring I²C Master Receiver Mode flow chart)
- 1. Establishment of START scratchpad issue Start Bit, and waiting for an interrupt signal. (1)
- 2. Start reading the STA to 90h on behalf of the successful issue and obtain Bus control.
- 3. The address of the target Slave Address MSB of fill in the TxAD register.
- 4. Clear the interrupt flag IRQFlag trigger bit only transfer program, and waiting for an interrupt signal. (2)
- 5. Read the STA is on 80h no such representatives Bus Slave or Slave unable to respond (may be too busy or have already crashed). Such as reading STA to 84h Slave has been issued on behalf of a response. There may be a number of 10 Bit Addressing Slave mode at the same time to respond to Address MSB.
- 6. Slave address Address MSB goal of fill in the TxAD register.
- 7. Clear the interrupt flag IRQFlag trigger bit only transfer program, and waiting for an interrupt signal. (3)
- 8. Read SATA Bus no such representatives of the 88h Slave Slave or unable to respond (may be too busy or have already crashed). Such as reading STA is 8CH been issued on behalf of Slave response and wait for data to write.
- (If your host has information or commands to be sent to the machine, you can execute the process of sending data after this step)
- 9. Establishment START register, and clears the interrupt flag IRQFlag trigger Repeat Start Bit transfer program, and wait for an interrupt signal to perform for 10 Bit Addressing Slave data read. (4)
- Read B0h STA is issued on behalf Repeat Start to success and achieved Bus control.
- 11. Slave address Address MSB goal of fill in the TxAD register.
- 12. Clear the interrupt flag IRQFlag trigger transfer the program here, and waiting for an interrupt signal. (5)
- 13. STA read as 91h on the Bus no such representatives Slave Slave or unable to respond (may be too busy or have already crashed). Such as reading STA to 94h has been issued on behalf of Slave response and wait for data read
- 14. Set A / NA register transfer ACK High thereto pen after the completion of data transmission to the information on behalf of the follow-up remains to be transferred Slave. Clear the interrupt flag IRQFlag trigger data reading program, and waits for the next interrupt signal. (6)
- 15. Slave reads return within RxAD of the information and read STA is 9Ch acknowledgment ACK has been transmitted, if the data is read again by the Slave still need to read the data Repeat the previous step, if not the next a step. (Only in the case of the above two steps to read a single piece of data can be ignored)
- 16. Setting A / NA register to Low thereto pen data transmission completion of the transfer to the representative NACK transmission process coming to an end, clearing the interrupt flag IRQFlag trigger data reading program, and waits for the next interrupt signal Slave. (7)
- 17. backhaul read the information from the Slave within RxAD; read the STA as the representative NACK 98h to spread.
- 18. The establishment of STOP scratchpad, and clears the interrupt flag IRQFlag trigger STOP Bit transfer program has ended this data transmission.



27.6.4. 10 Bit Addressing data read out process instruction



- 10 Bit Addressing Slave data is read process (please refer I²C Slave Receiver Process Referring I²C Slave Transmitter Mode Process)
- 1. To set up the initialization phase SEn and 10bEn-enable 10 Bit Addressing Slave mode and waits for an interrupt signal. (3)
- 2. Read the STA as Slave 44h Bus on behalf of the ID-based machine ID, and the situation is being written.
- 3. Set the A / NA register as High, after the completion of this document data transmission to transmit Ack Master, on behalf of the unit will be able to continue to receive the next piece of data, clear the interrupt flag IRQFlag trigger procedures to be written, and waiting for the next interrupt signal.
- 4. Read the STA if it is still in the 4Ch behalf of Master of Slave write data or command of the trip. At this time the interrupt signal is 10 yuan addressing mode data write process No. (4) interrupted and asked to change the process to continue.
- 5. If the Master has been issued Repeat Start Bit, at this time of the interrupt-based resolution of the case (4) interrupts, read STA is 70h, because the continuous re-transmission of the new Master Slave ID, STA exists only for the 70h Bit7 of Before SCL negative edge, negative edge after the read of the STA may be 50h or 54h, clears the interrupt flag IRQFlag end of the previous writers, and waits for the next interrupt signal. (5)
- 6. Read the STA to 54h on behalf of Slave Bus ID of this machine ID, and the situation is being read. Please note that if the unit one step too late to deal interrupt signal, will likely be the interruption of the step coverage.
- 7. To read the data stored within TxAD, clears the interrupt flag IRQFlag trigger is read by the program, and waits for an interrupt signal. (6) (7)
- 8. Read STA 58h if reading program on behalf of the host coming to an end, if it is 5Ch said host data can be read, Slave prepare the relevant information and repeat the previous step.
- 9. Clear the interrupt flag IRQFlag wait Stop Bit signal issued by the host, and waits for an interrupt signal. (8) 10. Read the STA to 30h on behalf of the host to read the program has ended.
- 11. Clear the interrupt flag IRQFlag has entered the next program, you can set up START scratchpad has entered the host mode, trying to get control of the Bus, or just clear the interrupt flag IRQFlag continue to maintain slave mode.

27.7. 3 Byte Data Mode

27.7.1. I2C 3 Byte Date Mode instruction

The three-tuple data transfer mode (3 Byte Data Mode) provides continuous data transfer of three bytes, the unit processor can be three bytes of data simultaneously fill TX0, TX1 and TX2 three registers inside, and start the three-tuple transfer mode, I²C Controller will automatically be transferred after three bytes of data will be issued interrupt notification native processor to the next control. This feature is designed to reduce the frequency of I²C Controller interrupt, and reduce the number of service interruptions native processor need to call to improve the overall operational efficiency of the wafer.

After 3Byte Data Mode has been started, the native processor has filled in data transfer register, at the same time issued data transfer instruction will 3BEn bit set up so that I²C Controller started three bytes of data transmission. Using this mode requires special attention, only the machine at the slave mode and can be opened 3BEn bit when you need to transfer data, when the end of the data transfer stroke must be closed 3BEn bit, I²C Controller avoid abnormal movement, in addition to note is 3Byte Data Mode can be used only once every stroke transmission, which means that every time when Start Bit of the machine when the machine from data transmission mode, only use three-tuple mode automatically sent three items of information, after The data transmission can only be a single general data transfer mode.



27.7.2. I2C 3 Byte Date continuous reading Flow Description

I²C 3 Byte Date continuous reading Flow Description




Figure 27-21 3 Byte Data continuous read mode

27.7.3. 3 Byte Master data read process (see I2C Master Receiver flowchart)

- 1. Master in this mode is the general reading processes, the associated interrupt signal (1-5) No. interrupt. I^2C 3 Byte Data is read Flow Description
- 3 Byte Slave Process data is read (see I²C Slave Transmitter flow diagram)
- 1. To set up the initialization phase SEn-enable Slave mode and waits for an interrupt signal. (2)
- 2. Read the STA as Slave 54h Bus on behalf of the ID-based machine ID, and the situation is being read.
- 3. For the information will be read the stored TX0, TX1, within TX2, establish 3BEn and clears the interrupt flag IRQFlag trigger is read by the program, and waiting for an interrupt signal. (5)
- 4. Read the STA is coming to an end 58h to read the program on behalf of the host.
- 5. Clear 3BEn interrupt flag IRQFlag wait Stop Big signal issued by the host, and waits for an interrupt signal. (4)
- 6. Read the STA to 30h on behalf of the host to read the program has ended.
- 7. Clear the interrupt flag IRQFlag to go to the next program, you can set up START scratchpad has entered the host mode trying to get control of the Bus, or just clear the interrupt flag IRQFlag continue to maintain slave mode.



28. HARDWARE REAL TIME CLOCK (HW RTC)

28.1. Overall description

The real time clock controller provides the real time clock and calendar.

The clock source of the RTC is from the external 32.768 kHz crystal connected to the I/O port or the internal 32 kHz LPO oscillator.

The RTC controller shows the time information about hour/minute/second by binary coded decimal (BDC) and the calendar information about year/month/day.

The controller has a programmable alert interrupt program and a periodically programmable wake-up interrupt program, such that the system can be automatically wakened to deal with the low power mode. The controller further has a 6-bit digital timing crystal oscillator offset compensation mechanism.

Function: The time information (hour/minute/second) and the date information (year/month/day) are stored in the register.

Alert register (year/month/day/hour/minute/second)

All time and date information are shown by the BCD format.

Leap automatic compensation (years: 2012~2099)

Week counter

6-bit digital timing crystal oscillator offset compensation

Support periodically wake up the CPU from the idle mode.

Support 8 periodical wake-up period options: 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2, and 1

Support two time modes, 12/24 systems.




FIG. 28-1 RTC structure diagram

Access the RTC register:

The frequency of the RTC clock is different from that of the system clock; thus the register will be updated after two RTC clock pulses if the user has written new data in the register. The RTC data should be updated frequently.

A protection button for writing data in the register is provided.

When writing data in the RTC register, the RTKEY button should be set as <0110>, and other values of the RTKEY button will not allow any data to be written in the RTC register.

Please note that the RTC will not check the data format written in the register; thus, the user should be extremely careful with the write-in operation.

Enable the RTC:

It is necessary to write <0110> in the KEY0x41A00 [23:20] before writing data into the RTC register. If the user wants to enable the RTC, the user should check whether the LSXT or LSRC can be used first. Then, set the RTCEN 0x41A00 [0] as <1>.



Frequency compensation:

The RTC allows the digital compensation for the clock input. The central frequency of the RTC is 32768Hz. Any imperfect operations may result in the frequency offset. The digital compensation can be used to reduce the frequency offset.

The compensation method is to execute +/-2ppm at each step; the permissible maximal frequency change is +126ppm, and the permissible minimal frequency change is -126ppm.

The maximal input frequency is 32772Hz, and the minimal input frequency is 32763Hz.

The maximal reference frequency that the user can input is 16MHz to measure the RTC clock during the manufacturing period.

The measurement value is calculated to obtain the compensation value. Then, the compensation value will be stored in the flash memory.

Once the system starts up, the compensation value will be loaded into the CM 0x41A04 [22:16].

Time information:

The time information is stored in the 0x41A08 and 0x41A0C registers, which use BCD format.

The user can set the time as the 24 hour system or 12 hour (AM/PM) system.

The time default value is 00:00:00 (hour/minute/second), and it is 24 hour system.

Calendar information:

The calendar information is stored in the 0x41A10 and 0x41A14 registers, which use BCD format. The algorithm for leap year is performed by the hardware.

The effective year period is between 2012~2099. If the LPYF0x41A00 [19] is <1>, it is the leap year.

The year is expressed by two digits, which stands for 20xx year. The default date after the system is reset is 12/1/1 Sunday (January 2, 2012).

The maximal year is 99; and the year will become 00/1/1 after 99/12/31; but the leap year compensation will fail if the above condition takes place.

Week counter:

The RTC controller provides the information about one week. The WDA0x41A14 [2:0] value is defined from 0 to 6, which stands for Sunday to Saturday respectively.

TAF Clock Alert interrupts:

If the 0x41A08/0x41A0C/0x41A10/0x41A14registers, conform to the registers, 0x41A18/0x41A1C and the TAEN 0x41A00 [03] is 1, the TAF0x41A00 [16] interrupt flag will be set as <1> to MCU.

PTF Periodic timer interrupts:

The periodic timer has 8 periodic options for interrupt: 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second. Set the PTF 0x41A00 [18] as <1> to enable the periodic timer interrupt. These periodic options are controlled by the PT0x41A04 [2:0].

WUF System wake-up interrupt:

When the MCU enters the idle mode, it can be wakened by the system wake-up interrupt program. There are two sources able to wake up the MCU: the periodic timer interrupt and alert interrupt. Set the WUF 0x41A00 [17] as <1> to enable the interrupt program.

28.2. Register address

RTC Register Address	31 24	23 16	15 8	7 0	
RTC Base Address + 0x00 (0x41A00)	RTKEY	RTCC1	RTCC0M	RTCC0	
RTC Base Address + 0x04 (0x41A04)	RTCOM	RTCO	RTCPTM	RTPT	
RTC Base Address + 0x08 (0x41A08)	-	-	RTHRM	RTHR	
RTC Base Address + 0x0C (0x41A0C)	RTMIM	RTMI	RTSEM	RTSE	
RTC Base Address + 0x10 (0x41A10)	RTYEM	RTYE	RTMOM	RTMO	
RTC Base Address + 0x14 (0x41A14)	RTDAM	RTDA	RTWDM	RTWDA	
RTC Base Address + 0x18 (0x41A18)	-	RCHR	RCMI	RCSE	
RTC Base Address + 0x1C (0x41A1C)	-	RCYE	RCMO	RCDA	

-Reserved



28.3. Register function

28.3.1. RTC register 0

	RTC Base Address + 0x00 (0x41A00)										
Symbol		RTCCR0 (RTC Control Register 0)									
Bit	[31:28]	[27:24]	[23:20] [19] [18] [17] [16]								
Name	-	MASK		KEY			_PYF	PTF	WUF	TAF	
RW	-	R0W-0		RW-0			R-0	RW0-0	R-0	RW0-0	
Bit	[15:14]	[13:8]	[7:6]	[7:6] [5] [4]			[3]	[2]	[1]	[0]	
Name	-	MASK	- PTEN WU			N	TAEN	HRF	-	RTCEN	
RW	-	R0W-0	-					RW-0			

Bit	Name		Description					
			et key of the RTC register;					
			it can be locked to protect the register					
		to preven	t data from being written in the register.					
Bit[23:20]	KEY		The write-in secret key; it can lift the protection of the register,					
		0110	and data can be written in the register only after it is unlocked.					
			Lock the register to protect it;					
		Others	no data can be written in the register.					
		Leap yea	. ·					
Bit[19]	LPYF	0	The current year is not a leap year.					
		1	The current year is a leap year.					
		Timer wa	ke-up interrupt flag					
Bit[18]	PTF	0	Normal					
		1	Timer wake-up is triggered.					
		Wake-up	interrupt flag					
Bit[17]	WUF	0	Normal					
		1	The wake-up interrupt is triggered.					
		Alarm clock status flag						
Bit[16]	TAF	0	Normal					
		1	The alarm interrupt is triggered.					
		RTC time	r timing function enable control					
Bit[05]	PTEn	0	Disable					
		1	Enable					
		RTC wak	e-up function enable control					
Bit[04]	WUEn	0	Disable					
		1	Enable					
		RTC alar	m clock function enable control					
Bit[03]	TAEn	0	Disable					
		1	Enable					
		RTC hou	r format configuration (24/12)					
Bit[02]	HRF	0	24 hour system					
		1	12 hour system (PM/AM)					
		RTC fund	tion enable control					
Bit[00]	RTCEn	0	Disable the function of the RTC.					
	KIOLII	1	Enable the function of the RTC					
			percentage and removed of the control of					

Precautions:

- (1) RTC Clock Source Selection "CKS" has a foolproof protection under LSXT but if CKS select Enable LSXT not the case, the circuit will automatically switch to LSRC as clock source.
- (2) When the RTC is set to work in 24-hour time, RTC hours (Hour) units ranges from 0 to 23 counts cycle



count, when the RTC is set to work in 12-hour time, RTC hours (Hour) unit count range loop count is 0 to 11 (3) When the HRF control bit is set to <1> of time, that is working in 12-hour, then if you want to do a write operation to the RTC time, in hours (Hour) units, if more than the number 12 will cause RTC invalid write operation.

(4) RTC register data is written should be noted that, if set to <0> control bits in the HRF time, that is working in 24-hour format, writing in time if it is greater than 12 hours, information can be normal write into the RTC register. And then if then HRF control bit is set to <1> when the RTC registers will result in the hours count-up unit constantly up, this time, even set to work in 12-hour, hour units do not count will be the loop count from 0 to 11, there will be an exception condition occurs.

28.3.2. RTC register 1

RTC Base Address + 0x04 (0x41A04)									
Symbol	Symbol RTCCR1 (RTC Control Register 1)								
Bit	[31:24] [23] [22:16]								
Name	MASK		Rsv		CM				
RW	R0W-0		R-0	RW-0					
Bit	[15:08]	[07]	[06:05]	[04]	[03]	[02:00]			
Name	MASK	CHK	12HM	-	Rsv	PT			
RW	R0W-0	R-0	RW-0	R-0	R-0	RW-0			

Bit	Name	Description						
			frequency compensation value					
			0111111 +126 PPM crystal oscillator frequency compensation(maximum)					
			1110 +124 PPM crystal oscillator frequency compensation					
			Incremental step: +2 PPM crystal oscillator frequency compensation					
Bit[22:16]	CM		0 PPM crystal oscillator frequer					
			0 PPM crystal oscillator frequer					
			 -2 PPM crystal oscillator freque 					
				tal oscillator frequency compensation				
			-124 PPM crystal oscillator freq					
			•	uency compensation (minimum)				
		Check Forn						
Bit[07]	CHK							
			Fail					
	12HM	The Hour F						
		12HM	AM	PM				
Bit[6:5]		0	00, 01 ~ 11	00, 01 ~ 11				
		1	12, 01 ~ 11	00. 01 ~ 11				
		2	00, 01 ~ 11	12, 01 ~ 11				
		3	12, 01 ~ 11	12, 01 ~ 11				
			g wake-up time configuration					
			1/128 s					
			1/64 s					
D:4[0.0]	рт		1/32 s					
Bit[2:0]	PT		1/16 s					
			1/8 s					
			1/4 s					
			1/2 s					
		111	1 s					

28.3.3. RTC register 2

	RTC Base Address + 0x08 (0x41A08)
Symbol	RTCHRC (RTC Hour Control Register For calendar)
Bit	[31:15]



Name		RSV							
RW				R-0					
Bit		[14:08]		[7]	[6]	[5:4]	[3:0]		
Name		MASK		-	PM	10HR	1HR		
RW		R0W-0		-		RW-0			
Bit	Name			D	escription				
		Real time cl		rmat am/pm					
Bit[6]	PM	0	AM or 24	hour system					
		1	PM						
				our (BCD code	format)				
	10HR	00	0						
Bit[5:4]		01	·						
		10 2 HRF=0, it is invalid.							
		11	Invalid						
		The one's place of the hour (BCD code format)							
		0000	0						
		0001	1						
		0010	2						
		0011	3						
Bit[3:0]	1HR	0100	4						
ыцэ.ој	IIIX	0101	5						
		0110	6						
		0111	7						
		1000	8						
		1001	9						
		Other value	s Invalid						

28.3.4. RTC register 3

	RTC Base Address + 0x0C (0x41A0C)								
Symbol	RTCSMC	RTCSMC (RTC seconds and min Control Register For calendar)							
Bit	[31:24]	[23]	[22:20]	[19:16]					
Name	MASK	-	10MIN	1MIN					
RW	R0W-0	-	RW-0	RW-0					
Bit	[15:08]	[07]	[06:04]	[03:00]					
Name	MASK	-	10SEC	1SEC					
RW	R0W-0	-	RW-0	RW-0					

Bit	Name		Description
		The tens place	of the minute (BCD code format)
		000	0
		001	1
		010	2
Bit[22:20]	10MIN	011	3
		100	4
		101	5
		110	6
		111	Invalid
		The one's place	e of the minute (BCD code format)
		0000	0
		0001	1
		0010	2
Bit[19:16]	1MIN	0011	3
		0100	4
		0101	5
		0110	6
		0111	7



		1000	8
		1001	9
		Other values	Invalid
		The tens place	of the second (BCD code format)
		000	0
		001	1
		010	2
Bit[6:4]	10SEC	011	3
		100	4
		101	5
		110	6
		111	Invalid
			e of the second (BCD code format)
		0000	0
		0001	1
		0010	2
		0011	3
Bit[3:0]	1SEC	0100	4
Dit[3.0]	ISLC	0101	5
		0110	6
		0111	7
		1000	8
		1001	9
		Other values	Invalid

28.3.5. RTC register 4

RTC Base Address + 0x10 (0x41A10)							
Symbol	RTCYMC (RTC Y	RTCYMC (RTC Year and Month Control Register For Calendar)					
Bit	[31:24]	[23:20]		[19:16]			
Name	MASK	MASK 10YEAR		1YEAR			
RW	R0W-0	RW-1		RW-2			
Bit	[15:08]	[07:05]	[04]	[03:00]			
Name	MASK	-	10MO	1MO			
RW	R0W-0	-	RW-0	RW-1			

Bit	Name		Description
		The tens place	of the year (BCD code format)
		0000	0
		0001	1
		0010	2
		0011	3
Bit[23:20]	10YEAR	0100	4
Bit[23.20]	TOTEAN	0101	5
		0110	6
		0111	7
		1000	8
		1001	9
		Other values	Invalid
		The one's place	e of the year (BCD code format)
		0000	0
		0001	1
Bit[19:16]	1YEAR	0010	2
ыц 19.10]	HEAR	0011	3
		0100	4
		0101	5
		0110	6



		0111	7
		1000	8
		1001	9
		Other values	Invalid
		The tens place	of the month (BCD code format)
Bit[4]	10MO	0	0
		1	1
		The one's place	e of the month(BCD code format)
	1MO	0000	0
		0001	1
		0010	2
		0011	3
Bit[3:0]		0100	4
Dit[3.0]	TIVIO	0101	5
		0110	6
		0111	7
		1000	8
		1001	9
		Other values	Invalid

28.3.6. RTC register 5

	RTC Base Address + 0x14 (0x41A14)								
Symbol	RTCDWC (RTC Date and week Control Register For calendar)								
Bit	[31:24]	[23:22]	[21:20]	[19:16]					
Name	MASK	-	10DAT	1DAT					
RW	R0W-0	-	RW-0	RW-1					
Bit	[15:08]	[07	:03]	[02:00]					
Name	MASK	-		WDA					
RW	R0W-0	-		RW-0					

Bit	Name		Description
		The tens place	ce of the date (BCD code format)
		00	0
Bit[21:20]	10DAT	01	1
		10	2
		11	3
			ce of the month (BCD code format)
		0000	0
		0001	1
		0010	2
	1DAT	0011	3
Bit[19:16]		0100	4
Dit[10:10]		0101	5
		0110	6
		0111	7
		1000	8
		1001	9
		Other values	
			the Week (BCD code format)
		000	Sunday
		001	Monday
Bit[2:0]	WDA	010	Tuesday
3.(2.0)	VVD/\	011	Wednesday
		100	Thursday
		101	Friday
		110	Saturday



111 Invalid

28.3.7. RTC register 6

	RTC Base Address + 0x18(0x41A18)							
Symbol	RTCHRA (RTC Hour and min and seconds Control Register for alarm)							
Bit		[31:24]		[23]	[22]	[21:20]	[19:16]	
Name		RSV		-	CPM	10CHR	1CHR	
RW		R-0		-		RW-0		
Bit	[15]	[14:12] [11:8]		[7]	[6:4]	[3:	0]	
Name	-	10CMI 1CMI		-	10CSE	1C	SE	
RW	-	RW-0		-		RW-0		

Bit	Name	Description		
-		The format of the alarm clock is am/pm.		
Bit[22]	СРМ	0	AM or 24 hour system	
[]	0	1	PM (when HRF=1, the bit should be set as 1.)	
		1.	place of the hour under the alarm clock mode (BCD code format)	
		00		
Bit[21:20]	10CHR	01	1	
DR[21.20]	100111	10	When 2 (HRF=1) / HRF=0, it is invalid.	
		11	invalid	
			place of the hour under the alarm clock mode (BCD code format)	
		0000		
		0001	1	
		0010	2	
		0010	3	
		0100	4	
Bit[19:16]	1CHR	0100	5	
Dit[19.10]	TOTIL	0110	6	
		0110	7	
		1000	8	
		1000	9	
		Other	Invalid	
		values	Invalid	
			slace of the minute under the plarm cleak made (PCD code format)	
		000	place of the minute under the alarm clock mode (BCD code format)	
			1	
		001 010		
D:#[4.4.4.0]	10CMI	010	2	
Bit[14:12]	TUCIVII		4	
		100		
		101	5 6	
		110		
		111	Invalid	
			place of the minute under the alarm clock mode (BCD code format)	
		0000	0	
		0001	1	
		0010	2	
		0011	3	
D:::	4014	0100	4	
Bit[11:8]	1CMI	0101	5	
		0110	6	
		0111	7	
		1000	8	
		1001	9	
		Other	Invalid	
		values		



		The tens p	place of the second under the alarm clock mode (BCD code format)
		000	0
		001	1
		010	2
Bit[6:4]	10CSE	011	3
		100	4
		101	5
		110	6
		111	Invalid
		The one's	place of the second under the alarm clock mode (BCD code format)
		0000	0
		0001	1
		0010	2
		0011	3
		0100	4
Bit[3:0]	1CSE	0101	5
		0110	6
		0111	7
		1000	8
		1001	9
		Other	Invalid
		values	

28.3.8. RTC register 7

	RTC Base Address + 0x1C(0x41A1C)								
Symbol		RTCYMDA (RTC Year /month/date Control Register For alarm)							
Bit		[31:24]		[23	:20]	[19:16]			
Name	RSV			100	CYE	1CYE			
RW		R-0		RV	V-1	RW-2			
Bit	[15:13]	[12]	[11:8]	[07:06]	[05:04]	[03:00]			
Name	-	10CMO	1CMO	-	10CDAT	1CDAT			
RW	-	RW-0	RW-1	-	RW-0	RW-1			

Bit	Name	Description
Dit	Ivairie	The tens place of the year under the alarm clock mode (BCD code format) 0000
Bit[23:20]	10CYE	0101 5 0110 6 0111 7 1000 8 1001 9 Other values
Bit[19:16]	1CYE	The one's place of the year under the alarm clock mode (BCD code format) 0000



		1000	8
		1001	9
		Other	Invalid
		values	
		The tens	s place of the month under the alarm clock mode (BCD code format)
Bit[12]	10CMO	0	0
		1	1

Bit	Name	Descripti	on
		The one' 0000 0001 0010	s place of the month under the alarm clock mode (BCD code format) 0 1 2
Bit[11:8]	1CMO	0011 0100 0101 0110	3 4 5 6
		0111 1000 1001 Others	7 8 9 Invalid
Bit[5:4]	10CDAT		place of the date under the alarm clock mode (BCD code format) 0 1 2 3
Bit[3:0]	1CDAT		s place of the date under the alarm clock mode (BCD code format) 1 2 3 4 5 6 7 8 9 Invalid



29. POWER-SAVING MODE INTRODUCTION

29.1. Overall description

The paragraph will describe different power modes and their corresponding function modules. Under the active mode, all peripheral circuits can be enabled, and the clock of the MCU is HS_CK or LS_CK clock; under the mode, the system can freely switch to other modes and have shortest response time. Under the low-power mode, the clock of the MCU is LS_CK clock; under the mode, the MCU works under the lowest frequency and the system can switch to other modes by executing instructions.

There are three power-saving modes, Including Sleep Mode, Idle Mode, Wait mode, allows the MCU to stop executing instructions.

These modes can be disabled by the interrupt. Once the interrupt is triggered, The MCU will leave the power saving mode. Before entering power-saving mode, the corresponding interrupt vectors must be enabled to wake up the chip. Otherwise, the chip can't achieve power saving effect. For example, in the sleep mode, the timer interrupt is invalid, and the chip only can be wakened up by the communication interrupt or IO port external interrupt or reset. In details, refer to the table below, the table lists the wake-up interrupt vector for each power-saving mode. It should be noted in different power-saving mode, only the number of functional modules can be enabled, and only some of the interrupt functions can wake up the MCU from power-saving mode.

29.2. Interrupt point configuration

When the CPU is under different operating modes, the interrupt-triggered items supported by the CPU are also different; the following table shows the interrupt and wake-up levels supported by each function. Similarly, different modes have different current consumption; the current consumption from high to low is: active mode > wait mode > idle mode > sleep mode.

Note: If you want to enter the power saving settings, should be performed before entering the power saving mode, the CPU operating frequency of the low frequency after the first change to LPO, then turn off the high frequency HAO. It has turned the analogy power output is also required to make the corresponding closing action, after such power saving mode can be achieved with specification (Datasheet) as current consumption. Wake-up time: Sleep Mode (sleep mode)> Idle Mode (standby mode)> Wait Mode (standby mode) Sleep Mode and Idle Mode, although many are still saving ratio Wait Mode, but through interrupt wake-up time is relatively long.

Wake-up Interrupt level: Such as I2C TX pin interrupt function can only support Idle Mode, Wait Mode and Active Mode, This means that when the chip enters Sleep mode, the chip cannot be woken up by the I2C TX pin so that the chip can enter the break point. For example, after the chip enters the sleep mode, only following actions and interrupts can make the chip leave the sleep mode: Power On Reset, Reset PIN, I2C RX IRQ, UART1/2 RX IRQ, SPI RX IRQ, PT2 IRQ and PT3 IRQ, etc.

Interrupt/Reset	Sleep Mode		Idle Mode		Wait Mode		Active Mode		Note	
Mode	Enter	leave	Enter	leave	Enter	leave	Enter	leave	Note	
Power On Reset		V		V		V	V	V	Chip Reset	
Reset PIN		V		V		V	V	V	Chip Reset	
WDT Reset				V		V	V	V	WDT Reset Type	
I ² C TX IRQ			V	V	V	V	V	V	I2CIE	
I ² C RX IRQ	V	V	V	V	V	V	V	V	I2CIE	
I ² C Error IRQ						V	V	V	I2CEIE	
UART1/2 TX IRQ			V	V	V	V	V	V	UTXIE	
UART1/2 RX IRQ	V	V	V	V	V	V	V	V	URXIE	
SPI TX IRQ			V	V	V	V	V	V	STXIE	
SPI RX IRQ	V	V	V	V	V	V	V	V	SRXIE	
RTC IRQ			V	V	V	V	V	V	RTCIE	
WDog IRQ			V	V	V	V	V	V	WDTIE	
TMA IRQ			V	V	V	V	V	V	TMAIE	
TMB/TMB2 IRQ			V	V	V	V	V	V	TMBIE/TMB2IE	
TMC IRQ			V	V	V	V	V	V	TMCIE	
ADC IRQ			V	V	V	V	V	V	ADCIE	
PT3 IRQ	V	V	V	V	V	V	V	V	PT3IE	

HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



Interrupt/Reset	nterrupt/Reset Sleep Mode		Idle Mode		Wait Mode		Active Mode		Note
Mode	Enter	leave	Enter	leave	Enter	leave	Enter	leave	Note
PT2 IRQ	V	V	V	V	V	V	V	V	PT2IE
PT1 IRQ	V	V	V	V	V	V	V	V	PT1IE
BOR2 IRQ	V	V	V	V	V	V	V	V	BOR2IE
LVD IRQ	V	V	V	V	V	V	V	V	LVDIE
Debug Exception						V	V	V	EDM



30. LCD DRIVER

30.1. Overall description

The LCD driver circuit is for the TN-LCD and STN-LCD, and it has the following features:

Built-in voltage regulating circuit (Regulated charge pump)

4-stage adjustable driving voltage levels

Support four kinds of LCD waveform operation

1/3 Duty, 1/3 bias. (3-mux,1/3bias)

1/4 Duty, 1/3 bias. (4-mux,1/3bias)


1/5 Duty, 1/3 bias. (5-mux,1/3bias)

1/6 Duty, 1/3 bias. (6-mux,1/3bias)

1/7 Duty, 1/3 bias. (7-mux,1/3bias)

1/8 Duty, 1/3 bias. (8-mux,1/3bias)

Selectable input clock sources and programmable output frequency With blinking capability




HY16F3910 User's Guide 21-bit ENOB ΣΔADC,32-bit MCU & 128 KB Flash 4x44~8x40 LCD Driver



LCD initializes setting:

(1) Operating frequency and output frequency setting: LCD operating frequency can be selected by the control bit LCKS 0x40310 [0] of LS_CK or HS_CK. The LCD control bit LCDE 0x40310 [3: 1] and the control bit LCDO 0x40310 [6: 4] Source 1 and 2-stage divider settings, to provide the appropriate operating frequency to the LCD output amplitude frequency.



- (2) Charge Pump voltage supply and the LCD operating voltage's voltage source setting is VLCD, which produced two methods: To provide VLCD voltage externally, the VLCD 0x41B00 [2: 0] of the scratchpad must be set to <001> VLCD R-Type, then the external VLCD pin is used to determine the LCD operating voltage. When pushing the bigger size loader or larger LCD monitor, the LCD output buffer could set as BEn 0x41B00 [3] <1>, enable buffer function to increase the LCD drive capability. Set the Charge Pump circuit controller VLCD 0x41B00 [2: 0], it can produce the different VLCD voltage source to supply LCD.
- (3) Register control bits Duty 0x41B00 [6: 4] can set LCD operating waveform, frequency and amplitude of the waveform operation must be set correctly according to the external LCD monitor specifications, otherwise the LCD display will appear blur or byte display abnormal phenomenon.
- (4) Set the LCD multiple function IO port PT6 ~ PT13, which means set register 0x41B04 ~ 0x41B08.
- (5) Write data to the LCD data register LCD0 ~ LCD17, make LCD information display.



30.2. Register address

LCD Register Address	31	24	23	16	15	8	7	0
LCD Base Address + 0x00 (0x41B00)	Ma	sk0	RE	G0	Ma	sk1	RE	:G1
LCD Base Address + 0x04 (0x41B04)	PT9LEn		PT8LEn		PT7LEn		PT6	LEn
LCD Base Address + 0x08 (0x41B08)	PT13	LEn		-	-	-	PT10l	_En

⁻Reserved

30.3. Register function

30.3.1. LCD Register 0

	LCD Base Address + 0x00 (0x41B00)								
Symbol		LCDCR0 (LCD Control Register 0)							
Bit	[31:24]	[23:22] [21]		[20]	[19]	[18]	[17:16]		
Name	MASK	LCDCPD	LCDBS	IDF	VLCDEN	-	DSP		
RW	R0W-0		R-0	R-1	-		RW-0		
Bit	[15:08]	[07]	[06:04	4]	[03]		[02:00]		
Name	MASK	LCDEN	Duty	1	BEn		VLCD		
RW	R0W-0	RW-0 RW-0					RW-0		

Bit	Name	Description
		LCD charge pump regulator clock source selection
		Set LCD internal charge pump scan frequency
Bit[23:22]	LCDCPD	0 LS_CK/1 or HS_CK/8(LCKS determines LS_CK or HS_CK)
Dit[20.22]	LODGID	1 LS_CK/2 or HS_CK/16(LCKS determines LS_CK or HS_CK)
		2 LS_CK/4 or HS_CK/32(LCKS determines LS_CK or HS_CK)
		3 LS_CK/4 or HS_CK/32(LCKS determines LS_CK or HS_CK)
		LCD bias controller
Bit[21]	LCDBS	0 1/3 Bias
		1 1/4 Bias
		LCD Idle control flag
Bit[20]	IDF	0 Active
		1 Idle
		VLCD pump controller
Bit[19]	VLCDEN	0 VLCD Pump OFF. VLCD supply by External voltage, R- Type.
		1 VLCD Pump ON.
		LCD display mode
		00 Normal mode
Bit[17:16]	DSP	01 The LCD is turned on no matter what the input is
		10 The LCD is turned on no matter what the input is
		11 Normal mode
		LCD enable controller(LCD Clock output to SEG/COM Port)
Bit[7]	LCDEN	0 LCD OFF
		1 LCD ON
		LCD operating period selection
		000 1/3 Duty
		001 1/4 Duty
Bit[6:4]	Duty	010 1/5 Duty
		011 1/6 Duty
		100 1/7 Duty
		101 1/8 Duty
Bit[03]	BEn	VLCD buffer control



Bit	Name		Description
		0	Disable
			Enable(it should be enabled and the functions of the LCD can be used
		1	normally.)
		VLCD v	oltage selection
		000	Rsv
		001	Rsv
		010	2.8V
Bit[2:0]	VLCD	011	3.0V
		100	3.3V
		101	3.94V
		110	4.5V
		111	5.0V

30.3.2. LCD register 1

	LCD Base Address + 0x04 (0x41B04)							
Symbol	LCDCR1 (LCD Control Register 1)							
Bit	[31:24]	[23:16]						
Name	PT9LEn	PT8LEn						
RW		RW-0						
Bit	[15:08]	[07:00]						
Name	PT7LEn	PT6LEn						
RW		RW-0						

Bit	Name		Description				
			PT9.# mode selection, # represent 7~0				
Bit[31:24]	PT9LEn	0	GPIO mode				
		1	LCD mode				
		PT8.# mc	ode selection, # represent 7~0				
Bit[23:16]	PT8LEn	0	GPIO mode				
		1	LCD mode				
		PT7.# mc	ode selection, # represent 7~0				
Bit[15:08]	PT7LEn	0	GPIO mode				
		1	LCD mode				
	PT6LEn	PT6.# mc	ode selection, # represent 7~0				
Bit[07:00]		0	GPIO mode				
		1	LCD mode				



30.3.3. LCD register 2

LCD Base Address + 0x08 (0x41B08)							
Symbol	LCDCR2 (LCD Control Register 2)						
Bit	[31:24]	[23:16]					
Name	PT13LEN	Rsv					
RW	RW – FF						
Bit	[15:08]	[07:00]					
Name	-	PT10LEn					
RW	R-0	RW-0					

Bit	Name	Description	
		COM0 ~ COM7 IO mode setting	
Bit[31:24]		0	GPIO mode
		1	LCD mode
		PT10.# m	node selection, # represent 7~0
Bit[7:0]	PT10LEn	0	GPIO mode
		1	LCD mode

30.4. LCD RAM function

LCD Register Address 0X41B04 and 0X41B08 may decide to PT6 \sim PT13 is set to GPIO Mode or LCD Mode. When set LCD Mode, can register as a PT6 \sim PT13 IO LCD RAM usage control LCD display.

LCD Mode Address	Bit[31:24]	Bit[23:16]	Bit[15:08]	Bit[07:00]
0x40850	MASK	SEG3	MASK	SEG2
0x40854	MASK	SEG5	MASK	SEG4
0x40858	MASK	SEG7	MASK	SEG6
0x4085C	MASK	SEG9	MASK	SEG8
0x40860	MASK	SEG11	MASK	SEG10
0x40864	MASK	SEG13	MASK	SEG12
0x40868	MASK	SEG15	MASK	SEG14
0x4086C	MASK	SEG17	MASK	SEG16
0x40870	MASK	SEG19	MASK	SEG18
0x40874	MASK	SEG21	MASK	SEG20
0x40878	MASK	SEG23	MASK	SEG22
0x4087C	MASK	SEG25	MASK	SEG24
0x40880	MASK	SEG27	MASK	SEG26
0x40884	MASK	SEG29	MASK	SEG28
0x40888	MASK	SEG31	MASK	SEG30
0x4088C	MASK	SEG33	MASK	SEG32
0x40890	MASK	SEG35	MASK	SEG34
0x40894	MASK	SEG37	MASK	SEG36
0x40898	MASK	SEG39	MASK	SEG38
0x4089C	MASK	SEG41	MASK	SEG40
0x408C8	MASK	SEG1	MASK	SEG0
0x408CC	MASK	SEG43	MASK	SEG42



30.5. LCD power saving features



31. Revisions

Major differences are stated thereinafter:

Version	Page	Revision Summary	Date
V02	ALL	First edition	2012/05/17