HY17P60B
Datasheet

8-Bit RISC-like Mixed Signal Microcontroller
Embedded 19-Bit ΣΔADC
With Low Noise OPAMP & 4x20 LCD

Table of Contents

注意：

1、 本說明書中的內容，隨著產品的改進，有可能不經過預告而更改。請客戶及時到本公司網站下載更新 http://www.hycontek.com。

2、 本規格書中的圖形、應用電路等，因第三方工業所有權引發的問題，本公司不承擔其責任。

3、 本產品在單獨應用的情況下，本公司保證它的性能、典型應用和功能符合說明書中的條件。當使用在客戶的產品或設備中，以上條件我們不作保證，建議客戶做充分的評估和測試。

4、 請注意輸入電壓、輸出電壓、負載電流的使用條件，使 IC 內的功耗不超過封裝的容許功耗。對於客戶在超出說明書中規定額定值使用產品，即使是瞬間的使用，由此所造成的損失，本公司不承擔任何責任。

5、 本產品雖內置防靜電保護電路，但請不要施加超過保護電路性能的過大靜電。

6、 本規格書中的產品，未經書面許可，不可使用在要求高可靠性的電路中。例如健康醫療器械、防災器械、車輛器械、車載器械及航空器械等對人體產生影響的器械或裝置，不得作為其部件使用。

7、 本公司一直致力於提高產品的品質和可靠度，但所有的半導體產品都有一定的失效概率，這些失效概率可能會導致一些人身事故、火災事故等。當設計產品時，請充分留意冗餘設計並採用安全指標，這樣可以避免事故的發生。

8、 本規格書中內容，未經本公司許可，嚴禁用於其他目的之轉載或複製。

1. Features

- 8 位元加強型精簡指令集，共有 71 個指令包含硬體乘法指令及查表指令 H08D，支援 C Compiler 編譯環境
- 數位電源工作電壓範圍 2.2V to 5.5V，類比電源工作電壓範圍 2.4V to 4.5V，工作溫度範圍-40~85℃
- 8k Word OTP (One Time Programmable) 程式記憶體，512Byte 資料記憶體
- 高解析度 ΣΔADC
  - 最高取樣頻率達 1MHz
  - 超取樣頻率設置 32~61440
  - 二/三階梳狀濾波器，轉換頻率 30.72ksps
  - 信號放大 x1/2, x1,x2,x4,x8
  - 零輸入電壓，零輸出電壓
  - 高輸入阻抗 (內置輸入緩衝器)
  - 內置絕對溫度感測器
- 內建數位訊號處理(DSP)實現數位 AC 有效值計算功能
- 多功能比較器
  - 可實現 LVD 低電壓檢測功能具多段檢測電壓設置與外部輸入電壓檢測功能
  - 具有遲滯與 latch 功能，可降低 glitch
- 運算放大器
  - 搭配外部元件實現 AC 整流濾波電路
- 類比電壓源 VDDA 具 10mA 穩壓電壓源輸出，快速啟動功能
- 通用型 I/O
  - HY17P60B：最多支持 26 支 I/O 管腳
- 1.2V 的內部類比電路共地電壓源
- 4x20 LCD 液晶驅動器
  - 1/4 Duty、1/3 Bias
  - 內建 Charge Pump 穩壓線路，可提供多種 LCD 偏壓
  - 2 個 LCD 埠可設定數位輸入輸出埠
- 3 組 24 bits 可程式化計數器可同時量測頻率, 週期與占空比
- 8-bit Timer A1
- 16-bit Timer B 模組具 PWM 功能
- UART 模組
- I^2C 通信(支持 Master 及 Slave 模式)模組
- Built-In EPROM (BIE)，內建 2.75V 低壓燒錄控制電路
- 內建 Brownout 與 Watch dog timer，可防止 CPU 進入死機模式
- 支援外部石英震盪器 1MHz~16MHz /32768HZ 及內部高精度 RC 震盪器 4.9152MHz/9.8304MHz Mode 多種 CPU 工作時脈切換選擇，可讓使用者達到最佳省電規劃
  - 運行模式
  - 待機模式: LPO 14.5kHz
  - 休眠模式
- Support 8 stack level
- 封裝
  - LQFP64、QFN32
- 應用領域
  - 2000 Counts DMM、量測儀器
  - 紅外測溫、計量儀器

2. Pin Definition



圖 2-1 引腳圖 HY17P60B LQFP64



圖 2-2 引腳圖 HY17P60B QFN32

2.1. HY17P60B 引腳定義說明

"I/O"輸入/輸出,"I"輸入,"O"輸出,"S"史密斯觸發,"C"CMOS 特性兼容輸出與輸入,"P"電壓源,"A"類比通道

封裝 / 編號 / 腳位		設計			功能說明
LQFP64	QFN32	名稱/功能	型式	緩衝	
1	2	PT2.0/XTO/INT2.0 PT2.0 XTO INT2.0	 I/O A I	 S/C A S	 數位輸入/輸出 外接振盪器輸出端 中斷源 INTF2.0
2	-	PT3.6/CNT PT3.6 CNT	 I/O I	 S/C S	 數位輸入/輸出 頻率計數輸入接口
3	3	PT3.5/PWM1 PT3.5 PWM1	 I/O O	 S/C C	 數位輸入/輸出 PWM1 輸出接口
4	4	VLCD	P	P	LCD 的電壓源，BIE 倍壓電壓源 1~10uF need. (Source: VDD)
5	-	COM3/PT6.3 COM3 PT6.3	 O I/O	 A S/C	 LCD Common 3 輸出 數位輸入/輸出
6	5	COM2/PSDO/PT6.2 COM2 PSDO PT6.2	 O O I/O	 A S S/C	 LCD Common 2 輸出 OTP 讀/寫介面接口 數位輸入/輸出
7	6	COM1/PSDI/PT6.1 COM1 PSDI PT6.1	 O I I/O	 A S S/C	 LCD Common 1 輸出 OTP 讀/寫介面接口 數位輸入/輸出
8	7	COM0/PSCK/PT6.0 COM0 PSCK PT6.0	 O I I/O	 A S S/C	 LCD Common 0 輸出 OTP 讀/寫介面接口 數位輸入/輸出
9	-	SEG21/PT8.7 SEG21 PT8.7	 O I/O	 A S/C	 LCD Segment 21 輸出 數位輸入/輸出
10	8	SEG20/PT8.6 SEG20 PT8.6	 O I/O	 A S/C	 LCD Segment 20 輸出 數位輸入/輸出

封裝 / 編號 / 腳位		設計			功能說明
LQFP64	QFN32	名稱/功能	型式	緩衝	
11	-	SEG19/PT8.5 SEG19 PT8.5	 O I/O	 A S/C	 LCD Segment 19 輸出 數位輸入/輸出
12	9	SEG18/PT8.4 SEG18 PT8.4	 O I/O	 A S/C	 LCD Segment 18 輸出 數位輸入/輸出
13	-	SEG17/PT8.3 SEG17 PT8.3	 O I/O	 A S/C	 LCD Segment 17 輸出 數位輸入/輸出
14	-	SEG16/PT8.2 SEG16 PT8.2	 O I/O	 A S/C	 LCD Segment 16 輸出 數位輸入/輸出
15	-	SEG15/PT8.1 SEG15 PT8.1	 O I/O	 A S/C	 LCD Segment 15 輸出 數位輸入/輸出
16	10	SEG14/PT8.0 SEG14 PT8.0	 O I/O	 A S/C	 LCD Segment 14 輸出 數位輸入/輸出
17	-	SEG13	O	A	LCD Segment 13 輸出
18	-	SEG12	O	A	LCD Segment 12 輸出
19	-	SEG11	O	A	LCD Segment 11 輸出
20	-	SEG10	O	A	LCD Segment 10 輸出
21	-	SEG9	O	A	LCD Segment 9 輸出
22	-	SEG8	O	A	LCD Segment 8 輸出
23	-	SEG7	O	A	LCD Segment 7 輸出
24	-	SEG6	O	A	LCD Segment 6 輸出
25	-	SEG5	O	A	LCD Segment 5 輸出
26	-	SEG4	O	A	LCD Segment 4 輸出
27	-	SEG3	O	A	LCD Segment 3 輸出
28	-	SEG2	O	A	LCD Segment 2 輸出
29	12	VSS	P	P	晶片工作電壓源接地端
30	13	VDD	P	P	晶片工作電壓源，1~10uF need.
31	14	VDDA	P	P	穩壓器輸出，類比電路電壓源 (source: VDD)
32	15	VSSA	P	P	晶片工作電壓源接地端

封裝 / 編號 / 腳位		設計			功能說明
LQFP64	QFN32	名稱/功能	型式	緩衝	
33	16	PB4	I	A	類比輸入通道
34	17	PB3	I	A	類比輸入通道
35	18	PB2	I	A	類比輸入通道
36	11	PB0	I	A	類比輸入通道
37	19	FTP	I/O	A	前置濾波電容連接口
38	20	FTN	I/O	A	前置濾波電容連接口
39	21	AGND	P	P	類比電源接地端(source: VDDA)
40	22	REFO	P	P	類比電路基準電壓源(source: VDDA)
41	23	OP1N	I	A	OPAMP(OP1) negative input terminal
42	24	OP1O	O	A	OPAMP(OP1) output terminal
43	29	RST/VPP			
		RST	I	S	重置晶片
		VPP	P	P	OTP 讀/寫時的電壓源
44	25	PT1.7/INT1.7/BZ			
		PT1.7	I/O	S/C	數位輸入/輸出
		INT1.7	I	S	中斷源 INTF1.7
		BZ	O	C	蜂鳴器輸出端
45	-	PT1.6/INT1.6			
		PT1.6	I/O	S/C	數位輸入/輸出
		INT1.6	I	S	中斷源 INTF1.6
46	-	PT1.5/INT1.5/TBI1			
		PT1.5	I/O	S/C	數位輸入/輸出
		INT1.5	I	S	中斷源 INTF1.5
		TBI1	I	S	TimerB 啟動輸入接口
47	28	PT1.4/INT1.4/TX			
		PT1.4	I/O	S/C	數位輸入/輸出
		INT1.4	I	S	中斷源 INTF1.4
		TX	O	C	EUART 通訊介面接口
48	-	PT1.3/INT1.3/RC			
		PT1.3	I/O	S/C	數位輸入/輸出
		INT1.3	I	S	中斷源 E3IF
		RC	I	S	EUART 通訊介面接口

封裝 / 編號 / 腳位		設計			功能說明
LQFP64	QFN32	名稱/功能	型式	緩衝	
49	26	PT1.2/INT1.2/LVDIN			
		PT1.2	I/O	S/C	數位輸入/輸出
		INT1.2	I	S	中斷源 E2IF
		LVDIN	A	A	LVD 外部信號輸入接口
50	-	PT1.1/INT1.1/TBI0			
		PT1.1	I/O	S/C	數位輸入/輸出
		INT1.1	I	S	中斷源 E1IF
		TBI0	I	S	TimerB 啟動輸入接口
51	27	PT1.0/INT1.0			
		PT1.0	I/O	S/C	數位輸入/輸出
		INT1.0	I	S	中斷源 E0IF
52~61	31	NC	-	-	未使用(不可連接)
62	32	PT2.3/INT2.3/SDA			
		PT2.3	I/O	S/C	數位輸入/輸出
		INT2.3	I	S	中斷源 INTF2.3
		SDA	I/O	S	I2C 通訊介面引腳
63	30	PT2.2/INT2.2/SCL			
		PT2.2	I/O	S/C	數位輸入/輸出
		INT2.2	I	S	中斷源 INTF2.2
		SCL	I/O	S	I2C 通訊介面引腳
64	1	PT2.1/XTI/INT2.1			
		PT2.1	I/O	S/C	數位輸入/輸出
		XTI	A	A	外接振盪器輸入端
		INT2.1	I	S	中斷源 INTF2.1

表 2-1 引腳編號與說明

2.2. 封裝片標記信息

2.2.1. HY17P60B LQFP 封裝片標記訊息



2.2.2. HY17P60B QFN 封裝片標記訊息



3. 應用電路

3.1. HY17P60B 2000 Counts 手動量程 DMM



圖 3-2 HY17P60B 2000 Counts 手動量程 DMM 應用電路

Note:

HY17P60B 晶片在燒錄時不管是否需要同時做 HAO 校正，燒錄過程只需要正常接 6 支燒錄腳 (VPP、PSCK、PSDI、PSDO、VDD、VSS) 即可進行燒錄動作.

.

3.2. HY17P60B 紅外線感測器



圖 3-4 HY17P60B 紅外線感測器應用電路

Note:

HY17P60B 晶片在燒錄時不管是否需要同時做 HAO 校正，燒錄過程只需要正常接 6 支燒錄腳 (VPP、PSCK、PSDI、PSDO、VDD、VSS) 即可進行燒錄動作.

4. Function Outline

4.1. Internal Block Diagram



圖 4-1 內部方塊圖

4.2. 相關說明與支援文件

晶片功能相關使用說明書

DS-HY17P60B	HY17P60B 說明書
UG-HY17S68	HY17S68 使用說明書
APD-CORE002	H08A、H08C、H08D 組合語言指令集說明書

開發工具相關使用說明書

APD-HY17PIDE001	HY17P 系列開發工具軟體使用說明書
APD-HY17PIDE005	HY17P6x 系列開發工具硬體使用說明書
APD-HYIDE013	整合型燒錄器使用說明書
APD-HYIDE014	HY10000-WK08x 整合型燒錄器線上更新說明書
APD-OTP005	OTP 燒錄引腳資訊

產品生產相關使用說明書

APD-HY17PIDE004	HY17P 系列 HexLoader 說明書

4.3. ADC Network



圖 4-1 ΣΔADC Network 方塊圖

4.4. Digital Signal Processing(DSP)



圖 4-2 Digital Signal Processing(DSP) 方塊圖

4.5. Analog Input Network



圖 4-3 Analog Input Network 方塊圖

4.6. Clock System



圖 4-5-1 HY17P60B Clock System 方塊圖(一)



圖 4-5-2 HY17P60B Clock System 方塊圖(二)

4.7. Multi-function Comparator



Hysteresis		
CPDM	CMPO	Divider
0000	X	CPDA[3:0]
0001	1	CPDA[3:1],1
0001	0	CPDA[3:1],0
0010	1	CPDA[3:2],1,CPDA[0]
0010	0	CPDA[3:2],0,CPDA[0]
0011	1	CPDA[3:2],11
0011	0	CPDA[3:2],00

圖 4-6 Multi-function Comparator 方塊圖

4.8. Reset



圖 4-7 Reset 方塊圖

4.9. Power Diagram



圖 4-8 Power System 方塊圖

4.10. Frequency Counter、CNT Pin



圖 4-9 Frequency Counter 方塊圖

4.11. GPIO PORT1~3



圖 4-10 GPIO PORT1~3 方塊圖

4.12. Watch Dog



圖 4-11 Watch Dog 方塊圖

4.13. 8-bit Timer A1



圖 4-12 8-bit Timer A1 方塊圖

4.14. 16-bit Timer B



圖 4-13 16-bit Timer B 方塊圖

4.15. LCD



圖 4-14 LCD 方塊圖

4.16. EUART

EUART TRANSMIT BLOCK DIAGRAM



圖 4-45-1 HY17P60B EUART 傳送方塊圖

EUART 8-BITs RECEIVE BLOCK DIAGRAM



[1]Don't care PERR[0] state of 8-bits receive mode

圖 4-55-2 HY17P60B EUART 8-bits 接收方塊圖

4.17. I²C



圖 4-66 HY17P60B I²C 方塊圖

5. 暫存器列表

"-"no use,"*"read/write,"w"write,"r"read,"r0"only read 0,"r1"only read 1,"w0"only write 0,"w1"only write 1

"$"for event status,"."unimplemented bit,"x"unknown,"u"unchanged,"d"depends on condition

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	ARST	IRST	R/W
000H	INDF0	Contents of FSR0 to address data memory value of FSR0 not changed								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
001H	POINC0	Contents of FSR0 to address data memory value of FSR0 post-incremented								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
002H	PODEC0	Contents of FSR0 to address data memory value of FSR0 post-decremented								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
003H	PRINC0	Contents of FSR0 to address data memory value of FSR0 pre-incremented								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
004H	PLUSW0	Contents of FSR0 to address data memory value of FSR0 offset by W								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
005H	INDF1	Contents of FSR1 to address data memory value of FSR1 not changed								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
006H	POINC1	Contents of FSR1 to address data memory value of FSR1 post-incremented								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
007H	PODEC1	Contents of FSR1 to address data memory value of FSR1 post-decremented								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
008H	PRINC1	Contents of FSR1 to address data memory value of FSR1 pre-incremented								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
009H	PLUSW1	Contents of FSR1 to address data memory value of FSR1 offset by W								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
00AH	INDF2	Contents of FSR2 to address data memory value of FSR2 not changed								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
00BH	POINC2	Contents of FSR2 to address data memory value of FSR2 post-incremented								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
00CH	PODEC2	Contents of FSR2 to address data memory value of FSR2 post-decremented								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
00DH	PRINC2	Contents of FSR2 to address data memory value of FSR2 pre-incremented								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
00EH	PLUSW2	Contents of FSR2 to address data memory value of FSR2 offset by W								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
00FH	FSR0H	-	-	-	-	-	-	FSR0[9:8]		 xxxx	.... .uuu	-,-,-,-,-,-,*,*,*
010H	FSR0L	Indirect Data Memory Address Pointer 0 Low Byte,FSR0[7:0]								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
011H	FSR1H	-	-	-	-	-	-	FSR1[9:8]		xxx	.... .uuu	-,-,-,-,-,-,*,*,*
012H	FSR1L	Indirect Data Memory Address Pointer 0 Low Byte,FSR1[7:0]								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
013H	FSR2H	-	-	-	-	-	-	FSR2[9:8]		xxx	.... .uuu	-,-,-,-,-,-,*,*,*
014H	FSR2L	Indirect Data Memory Address Pointer 0 Low Byte,FSR2[7:0]								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
015H	TOSU	-	-	-	-	-	-	-	-	xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
016H	TOSH			-	Top-of-Stack High Byte (TOS[12:8])					.xxx xxxx	..uu uuuu	-,*,*,*,*,*,*,*
017H	TOSL	Top-of-Stack Low Byte (TOS[7:0])								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
018H	SKCN	SKFL	SKUN	SKOV	SKPRT[4:0]					0000 0000	u$$$ $$$$	rw 0,rw 0,rw 0,* *,*,*,*
019H	PCLATU	-	-	-	-	-	-	-	-	xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
01AH	PCLATH			-	PC High Byte for PC[12:8]					..00 0000	..00 0000	*,*,*,*,*,*,*,*
01BH	PCLATL	PC Low Byte for PC[7:0]								0000 0000	0000 0000	*,*,*,*,*,*,*,*
01CH	TBLPTRU	-	-	-	-	-	-	-	-	xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
01DH	TBLPTRH	-	-	-	Program Memory Table Pointer High Byte (TBLPTR<13:8>)					..xx xxxx	..uu uuuu	-,-,*,*,*,*,*,*
01EH	TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR[7:0])								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
01FH	TBLDH	Program Memory Table Latch High Byte								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
020H	TBLDL	Program Memory Table Latch Low Byte								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
021H	PRODH	Product Register of Multiply High Byte								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
022H	PRODL	Product Register of Multiply Low Byte								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
023H	INTE0	GIE	TA1CIE	ADIE	WDTIE	TB1IE	CTIE	E1IE	E0IE	0000 0000	0uuu uuuu	*,*,*,*,*,*,*,*
024H	INTE1	TA1IE	-	TXIE	RCIE	I2CERIE	I2CIE	E3IE	E2IE	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
025H	INTE2	MFCIE	-	-	-	CTBOVE	RMSIE	LPFIE	BOR2IE	.000 0000	.uuu uuuu	*,*,*,*,*,*,*,*
026H	INTF0	-	TA1CIF	ADIF	WDTIF	TB1IF	CTF	E1IF	E0IF	.000 0000	.uuu uuuu	*,*,*,*,*,*,*,*
027H	INTF1	TA1IF	-	TXIF	RCIF	I2CERIF	I2CIF	E3IF	E2IF	0000 0000	uuuu uuuu	*,*,*,*,r,r,*,*
028H	INTF2	MFCIF	-	-	-	CTBOV	RMSF	LPFF	BOR2IF	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
029H	WREG	Working Register								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
02AH	BSRCN	-	-	-	-	-	BSR[2:0]			 xxxx	.... uuuu	-,-,-,-,-,-,*,*,*
02BH	MSTAT	-	-	-	C	DC	N	OV	Z	...x xxxx	...u uuuu	-,-,-,-,*,*,*,*
02CH	PSTAT	BOR	PD	TO	IDL	RST	SKERR	BOR2LV	GCRstIF	$000 $000	uu$u u$uu	rw0,rw0,rw0,rw0 rw0,rw0,r,rw0
02DH	BIECN	1	BLKSEL	-	ENBVD	VPPHV	ENBCP	BIEWR	BIERD	1.00 $000	1.00 $uuu	r1,-,*,* r,*,*,*
02EH	BIEARH	-	-	BIE High Byte Address Register as BIEA[13:8]						0.xx xxxx	u.uu uuuu	*,-,*,*,*,*,*,*
02FH	BIEARL	BIE Low Byte Address Register as BIEA[7:0]								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
030H	BIEDRH	BIE High Byte Data Register								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
031H	BIEDRL	BIE Low Byte Data Register								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
032H	PWRCN	ENBGR	LDOC[2:0]			LDOM[1:0]		ENLDO	CSFON	1000 0000	1uuu u00u	*,*,*,* *,w r0,w r0,*
033H	PWRCN1	ENREFO	ENCMP	ENCNTI	ENCTR	ENVS	SAGND[2:0]			0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
034H	PWRCN2	-	VGGS	CHPCKS[1:0]		ENFIR	LDOPL	ENTPS	-	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
035H	OSCCN0	OSCS[1:0]		DHS[1:0]		DMS[2:0]			CUPS	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
036H	OSCCN1	CCOPT	LCPS	DADC[1:0]		DTMB[1:0]		TMBS	LCDS	0000 0000	uuuu uuu.	*,*,*,*,*,*,*,-
037H	OSCCN2	DLCD[1:0]		ENXT	XTS[1:0]		HAOM[1:0]		ENHAO	0000 0001	uuuu uuu1	*,*,*,*,*,*,*,*

表 5-1 暫存器列表(續)

"-"no use,"*"read/write,"w"write,"r"read,"r0"only read 0,"r1"only read 1,"w0"only write 0,"w1"only write 1

"$"for event status,"."unimplemented bit,"x"unknown,"u"unchanged,"d"depends on condition

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	ARST	IRST	R/W
038H	CSFCN0	SKRST	HAOTR[6:0]							.1..	....	*,*,*,*,*,*,*,*
039H	CSFCN1	BUSCKS	-	-	BOR_TH[2:0]			BORS	ENBOR2	0000 0011	uuuu uuuu	*,*,*,*,*,*,*,*
03AH	WDTCN	ENBZ	BZS	BZ[1:0]		ENWDT	DWDT[2:0]			0000 0000	uuuu $000	-,*,*,* rw1,*,*,*
03BH	AD1CN0	ENAD1	ENCH	ENINXCH	VREGN	OSR[2:0]			CMFR	000. 0000	uuu. uuuu	*,*,*,*,*,*,*,*
03CH	AD1CN1	ENACM	VCMS	VCINS	TPSCP	TPSCH	ADGN[2:0]			xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
03DH	AD1CN2	FilterN[1:0]		-	DAFM	DCSET[3:0]				xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
03EH	AD1CN3	SAD1FP[3:0]				-	SAD1FN[2:0]			xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
03FH	AD1CN4	AD1RHBUF	AD1RLBUF	AD1IPBUF	AD1INBUF	INX[1:0]		VRIS	INIS	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
040H	AD1CN5	SAD1RH[2:0]			SAD1RL[2:0]			SAD1I[1:0]		0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
041H	RMSCN	ENRMS	ENLPF	ENSQRE	LPFBW[1:0]		-	RSLPF	RSRMS	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
042H	NET0	SDIO	SREFO	SFT1[1:0]		-	-	-	-	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
045H	NET3	-	-	-	SCMPO	-	-	-	CNTI_IF	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
04CH	CTAU	CTA[23:16]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
04DH	CTAH	CTA[15:8]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
04EH	CTAL	CTA[7:0]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
04FH	CTBU	CTB[23:16]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
050H	CTBH	CTB[15:8]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
051H	CTBL	CTB[7:0]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
052H	CTCU	CTC[23:16]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
053H	CTCH	CTC[15:8]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
054H	CTCL	CTC[7:0]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
05BH	RMSDATA4	RMS[37:30]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
05CH	RMSDATA3	RMS[29:22]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
05DH	RMSDATA2	RMS[21:14]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
05EH	RMSDATA1	RMS[13:6]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
05FH	RMSDATA0	RMS[5:0]						-	-	xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
060H	LPFDATAU	LPF[18:11]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
061H	LPFDATAH	LPF[10:3]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
062H	LPFDATAL	LPF[2:0]			-	-	-	-	-	xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
063H	AD1DATAU	AD1[18:11]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
064H	AD1DATAH	AD1[10:3]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
065H	AD1DATAL	AD1[2:0]			-	-	-	-	-	xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
066H	OP1CN0	ENOP1	SOP1P[2:0]			-	-		OPS1	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
068H	TMA1CN	ENTMA1	TMACL1	TMAS1	DTMA1[2:0]			-	-	0000 00.0	u0uu uu.u	*,rw1,*,*,*,-,*
069H	TMA1R	TMA1 counter Register								0000 0000	uuuu uuuu	rw0,rw0,rw0,rw0 rw0,rw0,rw0,rw0
06AH	TMA1C	TMA1C counter Register								0000 0000	uuuu uuuu	rw0,rw0,rw0,rw0 rw0,rw0,rw0,rw0
06BH	PT1	PT1.7	PT1.6	PT1.5	PT1.4	PT1.3	PT1.2	PT1.1	PT1.0	xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
06CH	PT1IN	IN1.7	IN1.6	IN1.5	IN1.4	IN1.3	IN1.2	IN1.1	IN1.0	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
06DH	TRISC1	TC1.7	TC1.6	TC1.5	TC1.4	TC1.3	TC1.2	TC1.1	TC1.0	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
06EH	PT1PU	PU1.7	PU1.6	PU1.5	PU1.4	PU1.3	PU1.2	PU1.1	PU1.0	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
06FH	PT1M1	-	-	-	-	INTEG1[1:0]		INTEG0[1:0]		0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
070H	PT1INT	INTEG7	INTEG6	INTEG5	INTEG4	INTEG3	INTEG2	-	-	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
071H	PT1INTE	INTE1.7	INTE1.6	INTE1.5	INTE1.4	-	-	-	-	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
072H	PT1INTF	INTF1.7	INTF1.6	INTF1.5	INTF1.4	-	-	-	-	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
073H	PT2	-	-	-	-	PT2.3	PT2.2	PT2.1	PT2.0	xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
074H	PT2IN	-	-	-	-	IN2.3	IN2.2	IN2.1	IN2.0	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
075H	TRISC2	-	-	-	-	TC2.3	TC2.2	TC2.1	TC2.0	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
076H	PT2PU	-	-	-	-	PU2.3	PU2.2	PU2.1	PU2.0	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
077H	PT2INT	-	-	-	-	INTG2.3	INTG2.2	INTG2.1	INTG2.0	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
078H	PT2INTE	-	-	-	-	INTE2.3	INTE2.2	INTE2.1	INTE2.0	0000 0000	uuuu uuuu	
079H	PT2INTF	-	-	-	-	INTF2.3	INTF2.2	INTF2.1	INTF2.0	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
07AH	MFCN0	CPRH[1:0]		MFCO	CPIS	CPOR	CPDF	CMPHS	ENMFC	0000 0000	uuuu uuuu	*,*,r,*,*,*,*,*
07BH	MFCN1	CPRL[2:0]			-	CPPS[1:0]		CPNS[1:0]		0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
07CH	MFCN2	-	-	-	CPDA[4:0]					0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
07DH	MFCN3	-	-	-	CPDM[4:0]					0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*

表 5-2 暫存器列表(續)

"$"for event status,"."unimplemented bit,"x"unknown,"u"unchanged,"d"depends on condition

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	ARST	IRST	R/W
180H	LCDCN1	ENLCP	LCDV[2:0]			ENLB	SELPCLK	LCDBL	ENLCD	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
182H	LCDCN3	SCM3[1:0]		SCM2[1:0]		SCM1[1:0]		SCM0[1:0]		0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
183H	LCDCN4	SSG21	SSG20	SSG19	SSG18	SSG17	SSG16	SSG15	SSG14	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
185H	LCDCN6	SSG5[1:0]		SSG4[1:0]		SSG3[1:0]		SSG02[1:0]		0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
186H	LCDCN7	SSG9[1:0]		SSG8[1:0]		SSG7[1:0]		SSG6[1:0]		0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
187H	LCDCN8	SSG13[1:0]		SSG12[1:0]		SSG11[1:0]		SSG10[1:0]		0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
18BH	LCD0	LCD SEG3[4:7] data				LCD SEG2[3:0] data				xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
18CH	LCD1	LCD SEG5[4:7] data				LCD SEG4[3:0] data				xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
18DH	LCD2	LCD SEG7[4:7] data				LCD SEG6[3:0] data				xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
18EH	LCD3	LCD SEG9[4:7] data				LCD SEG8[3:0] data				xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
18FH	LCD4	LCD SEG11[4:7] data				LCD SEG10[3:0] data				xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
190H	LCD5	LCD SEG13[4:7] data				LCD SEG12[3:0] data				xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
191H	LCD6	LCD SEG15[4:7] data				LCD SEG14[3:0] data				xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
192H	LCD7	LCD SEG17[4:7] data				LCD SEG16[3:0] data				xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
193H	LCD8	LCD SEG19[4:7] data				LCD SEG18[3:0] data				xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
194H	LCD9	LCD SEG21[4:7] data				LCD SEG20[3:0] data				xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
19FH	PT3	-	PT3.6	PT3.5	-	-	-	-	-	xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1A0H	PT3IN	-	IN3.6	IN3.5	-	-	-	-	-	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
1A1H	TRISC3	-	TC3.6	TC3.5	-	-	-	-	-	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
1A2H	PT3PU	-	PU3.6	PU3.5	-	-	-	-	-	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
1A8H	PT6	-	-	-	-	PT6.3	PT6.2	PT6.1	PT6.0	xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1A9H	PT6IN	-	-	-	-	IN6.3	IN6.2	IN6.1	IN6.0	0000 xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1AAH	TRISC6	-	-	-	-	TC6.3	TC6.2	TC6.1	TC6.0	0000 xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1ABH	PT6PU	-	-	-	-	PU6.3	PU6.2	PU6.1	PU6.0	0000 xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1B0H	PT8	PT8.7	PT8.6	PT8.5	PT8.4	PT8.3	PT8.2	PT8.1	PT8.0	xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1B1H	PT8IN	IN8.7	IN8.6	IN8.5	IN8.4	IN8.3	IN8.2	IN8.1	IN8.0	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
1B2H	TRISC8	TC8.7	TC8.6	TC8.5	TC8.4	TC8.3	TC8.2	TC8.1	TC8.0	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
1B3H	PT8PU	PU8.7	PU8.6	PU8.5	PU8.4	PU8.3	PU8.2	PU8.1	PU8.0	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
1C3H	CFG0	-	-	-	-	-	GCRst	ENI2CT	ENI2C	0000 0000	.... .uuu	-,-,-,- -,*,*,*
1C4H	ACT0	SLAVE	-	-	I2CER	START	STOP	I2CINT	ACK	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
1C5H	STA0	MACTF	SACTF	RDBF	RWF	DFF	ACKF	GCF	ARBF	0001 0000	uuuu uuuu	*,*,*,*,*,*,*,*
1C6H	CRG0	CRG[7:0]								0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
1C7H	TOC0	I2CTF	DI2C[2:0]			I2CTLT[3:0]				0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
1C8H	RDB0	RDB[7:1]							RDB[0]	xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1C9H	TDB0	TDB0[7:1]							TDB0[0]	xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1CAH	SID0	SID0[7:1],The corresponding address of the 7-bit mode							SID0V[0]	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
1CBH	UR0CN	ENSP	ENTX	TX9	TX9D	PARITY	-	-	WUE	0000 0..0	uuuu u..u	*,*,*,*,-,-,*
1CCH	UR0STA	-	RC9D	PERR	FERR	OERR	RCIDL	TRMT	ABDOVF	.000 0010	.uuu uuuu	-,r,r,r r,r,r,rw0
1CDH	BA0CN	-	-	-	-	ENCR	RC9	ENADD	ENABD	 0000	.... uuuu	-,-,-,- *,*,*,*
1CEH	BG0RH	-	-	-	Baud Rate Generator Register High Byte					...x xxxx	...u uuuu	-,-,-,*,*,*,*,*
1CFH	BG0RL	Baud Rate Generator Register Low Byte								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1D0H	TX0R	UART Transmit Register								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1D1H	RC0REG	UART Receive Register								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
1D2H	TB1Flag		PWM7A	PWM6A	PWM5A	PWM4A	PWM3A	PWM2A	PWM1A	.000 0000	.uuu uuuu	-,r,r,r r,r,r,r
1D3H	TB1CN0	ENTB1	TB1M[1:0]		TB1RT[1:0]		TB1CL	PWMO1	PWMO0	0000 0000	uuuu u0uu	*,*,*,*,rw1,*,*
1D4H	TB1CN1	PA1IV	PWMA1[2:0]			PA0IV	PWMA0[2:0]			0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
1D5H	TB1RH	TimerB1 counter Register [15:8]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
1D6H	TB1RL	TimerB1 counter Register [7:0]								xxxx xxxx	uuuu uuuu	r,r,r,r r,r,r,r
1D7H	TB1C0H	TimerB1 counter Condition Register [15:8]								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1D8H	TB1C0L	TimerB1 counter Condition Register [7:0]								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1D9H	TB1C1H	TimerB1 counter Condition Register [15:8]								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1DAH	TB1C1L	TimerB1 counter Condition Register [7:0]								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1DBH	TB1C2H	TimerB1 counter Condition Register [15:8]								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1DCH	TB1C2L	TimerB1 counter Condition Register [7:0]								xxxx xxxx	uuuu uuuu	*,*,*,*,*,*,*,*
1E2H	FILTER	FreSpect		Frebit	ENSpect	-	-	-	-	0000 0000	uuuu uuuu	*,*,*,*,*,*,*,*
080h ~ 0FFh		SRAM as 128Byte								uuuu uuuu	uuuu uuuu	*,*,*,*,*,*,*,*
100h ~ 17Fh		SRAM as 128Byte								uuuu uuuu	uuuu uuuu	*,*,*,*,*,*,*,*
200h ~ 2FFh		SRAM as 256Byte								uuuu uuuu	uuuu uuuu	*,*,*,*,*,*,*,*

表 5-3 暫存器列表(續)

6. 電氣特性

Absolute Maximum Ratings:

Absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Voltage applied at V_{DD} to V_{SS} . . . . −0.2 V to 6.0 V

Voltage applied to any pin . . . . −0.2 V to V_{DD} + 0.3 V

Voltage applied to RST/VPP pin . . . . −0.2 V to 8.75 V

Diode current at any device terminal . . . . ±2 mA

Storage temperature, Tstg: (unprogrammed device) . . . . −55℃ to 125℃

(programmed device) . . . . −40℃ to 85℃

Total power dissipation. 0.5W

Maximum output current sink by any I/O pin. 20mA

6.1. Recommended operating conditions

T_A = -40℃ ~ 85℃,unless otherwise noted

Sym.	Parameter		Test Conditions		Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage		All digital peripherals and CPU V_{DD} = 2.2V~5.5V, Frequency<=9.6MHz, V_{DD} = 3.6V~5.5V, Frequency<=16MHz,		2.2		5.5	V
V_{DDA}	Supply Voltage		Analog peripherals		2.4		4.5	V
V_{SS}	Supply Voltage				0		0	V
XT	External Oscillator Frequency	Watch crystal	V_{DD} = 2.5V~5.5V, ENXT[0]=1	XTS[1:0]=0x		32768		Hz
XT	External Oscillator Frequency	Ceramic resonator, Crystal	V_{DD} = 2.5V~5.5V, ENXT[0]=1	XTS[1:0]=10	450K		4M	Hz
XT	External Oscillator Frequency	Ceramic resonator, Crystal	V_{DD} = 2.5V~5.5V, ENXT[0]=1	XTS[1:0]=11	1M		8M	Hz
XT	External Oscillator Frequency	Ceramic resonator, Crystal	V_{DD} = 3.6V~5.5V, ENXT[0]=1	XTS[1:0]=11	450K		16M	Hz

6.2. Internal RC Oscillator

T_A = 25℃,VDD = 3.0V,unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
HAO	High Speed Oscillator frequency	ENHAO[0]=1, HAOM[1:0]=01	-20%	4.9152	+20%	MHz
HAO	High Speed Oscillator frequency	ENHAO[0]=1, HAOM[1:0]=11	-20%	9.8304	+20%	MHz
LPO	Low Power Oscillator frequency	VDD supply voltage be enable LPO	-20%	14.5	+20%	kHz



Figure 6.2-1 HAO vs. VDD



Figure 6.2-2 LPO vs. VDD



Figure 6.2-3 LPO vs. Temperature



Figure 6.2-4 HAO(4.9152MHz) vs. Temperature



Figure 6.2-5 HAO(9.8304MHz) vs. Temperature

6.3. Supply current into VDD excluding peripherals current

T_A = 25℃,V_{DD} = 3.0V,OSC_LPO = 14.5KHz,unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{AM1}	Active mode 1	OSC_CY = off, OSC_HAO = 9.8304MHz, CPU_CK = 9.8304MHz		600	1000	uA
I_{AM2}	Active mode 2	OSC_CY = off, OSC_HAO = 4.9152MHz, CPU_CK = 4.9152MHz		320	650	uA
I_{LP1}	Low Power 1	OSC_CY = off, OSC_HAO = off, CPU_CK = LPO,		2	5	uA
I_{LP2}	Low Power 2	OSC_CY = off, OSC_HAO = off, CPU_CK = LPO, Idle state		1.0	2.5	uA
I_{LP3}	Low Power 3	OSC_CY = off, OSC_HAO = off, CPU_CK = off, Sleep state		0.25	1.0	uA
I_{LP4}	Low Power 4	OSC_CY =32768Hz, OSC_HAO = off, CPU_CK =32768Hz, Idle state		1.8	3.6	uA

OSC_CY：External Oscillator frequency.

OSC_HAO：Internal High Accuracy Oscillator frequency.

CPU_CK：CPU core work frequency.

T_A = 25℃,V_{DD} = 5.5V,OSC_LPO = 14.5KHz,unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{AM1}	Active mode 1	OSC_CY = off, OSC_HAO = 9.8304MHz, CPU_CK = 9.8304MHz		1200	1800	uA
I_{AM2}	Active mode 2	OSC_CY = off, OSC_HAO = 4.9152MHz, CPU_CK = 4.9152MHz		720	1200	uA
I_{LP1}	Low Power 1	OSC_CY = off, OSC_HAO = off, CPU_CK = LPO,		4	10	uA
I_{LP2}	Low Power 2	OSC_CY = off, OSC_HAO = off, CPU_CK = LPO, Idle state		2.5	5	uA
I_{LP3}	Low Power 3	OSC_CY = off, OSC_HAO = off, CPU_CK = off, Sleep state		0.4	2	uA



Figure 6.3-1 I_{AM1} vs. VDD



Figure 6.3-2 I_{AM2} vs. VDD



Figure 6.3-3 I_{AM3} vs. VDD



Figure 6.3-4 I_{AM4} vs. VDD



Figure 6.3-5 I_{LP1} vs. VDD



Figure 6.3-6 I_{LP2} vs. VDD



Figure 6.3-7 I_{LP3} vs. VDD



Figure 6.3-8 I_{LP3} vs. Temperature

6.4. Port 1,2,3,6,8

T_A = 25℃,VDD = 3.0V,unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Input voltage and Schmitt trigger and leakage current and timing						
V_{IH}	High-Level input voltage				0.7*V_{DD}	V
V_{IL}	Low-Level input voltage		0.3*V_{DD}			
V_{hys}	Input Voltage hysteresis(V_{IH} - V_{IL})			0.3*V_{DD}		V
I_{LKG}	Leakage Current				0.1	uA
R_{PU}	Port pull high resistance			60		kΩ
Output voltage and current and frequency						
V_{OH}	High-level output voltage	VDD=3V, I_{OH}=-10mA,	V_{DD} -0.4			V
		VDD=5V, I_{OH}=-15mA,	V_{DD} -0.4			
V_{OL}	Low-level output voltage	VDD=3V, I_{OL}=10mA			V_{SS} +0.4	
		VDD=5V, I_{OL}=15mA			V_{SS} +0.4	



Figure 6.4-1 V_{OH} vs. I_{OH}



Figure 6.4-2 V_{IH}/V_{IL} vs. VDD



Figure 6.4-3 V_{OL} vs. I_{OL}

6.5. Reset(Brownout)

T_A = 25℃,VDD = 3.0V,unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit
BOR1	Pulse length needed to accepted reset internally, t_{d-LVR1}			2			uS
	V_{DD} Start Voltage to accepted reset internally (L➔H),V_{HYS1}			1.0	1.35	1.65	V
	BOR1 current, I_{BOR1}				0.2	0.5	uA
	Temperature Drift				5		%
BOR2	Pulse length needed to accepted reset internally, t_{d-LVR2}			2			uS
	V_{DD} Start Voltage to accepted reset internally (L➔H),V_{HYS2}, and BOR_TH[2:0]:		000b	-8%	1.73	+8%	V
			001b	-8%	2.0	+8%	
			010b	-8%	2.22	+8%	
			011b	-8%	2.5	+8%	
			100b	-8%	2.72	+8%	
			101b	-8%	3.0	+8%	
			110b	-10%	3.63	+10%	
			111b	-10%	4.0	+10%	
	V_{DD} Start Voltage to accepted reset internally (H➔L),V_{LVR2}, and BOR_TH[2:0]:		000b	-8%	1.67	+8%	V
			001b	-8%	1.96	+8%	
			010b	-8%	2.17	+8%	
			011b	-8%	2.44	+8%	
			100b	-8%	2.69	+8%	
			101b	-8%	2.96	+8%	
			110b	-10%	3.58	+10%	
			111b	-10%	3.94	+10%	
	Hysteresis, $V_{HYS2-LVR2}$			25	60	90	mV
	BOR2 current, I_{BOR2}				10	15	uA
	Temperature Drift				3	5	%
RST	Pulse length needed as RST/VPP pin to accepted reset internally, t_{d-RST}			2			uS
	Input Voltage to accepted reset voltage				1.1		V
	Reset release voltage				2		V

BOR1/BOR2：Brownout Reset 1/2

LVR：Low Voltage Reset of BOR

RST：External Reset pin



Figure 6.5-1 BOR vs. Temperature

6.6. Power System

T_A = 25℃,VDD = 3.0V,unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
VDDA	VDDA operation current, I_{VDDA}	I_L = 0mA	LDOC[2:0]=000b		20		uA
	Select VDDA output voltage	I_L = 0.1mA, VDD≧VDDA+0.25V	LDOC [2:0]=000b	-5%	2.4	+5%	V
			LDOC [2:0]=001b		2.6		V
			LDOC [2:0]=010b		2.9		V
			LDOC [2:0]=011b		3.3		V
			LDOC [2:0]=100b		3.6		V
			LDOC [2:0]=101b		4.0		V
			LDOC [2:0]=110b		4.5		V
	Dropout voltage	I_L = 10mA	LDOC [2:0]=000b		250		mV
	Temperature drift	LDOC [2:0]=000b I_L = 0.1mA	T_A=-40℃~85℃		50		PPM/℃
	V_{DD} Voltage drift	LDOC [2:0]=000b	V_{DD}=2.2V~5.5V		±0.2		%/V
AGND	AGND operation current, I_{Agnd}	SAGND≠000b	I_L = 0mA		400		uA
	Output voltage ,V_{Agnd}	SAGND=001b	I_L = 0uA	-5%	VDDA*0.3	-5%	V
		SAGND=010b	I_L = 0uA	-5%	VDDA*0.1	-5%	V
		SAGND=011b	I_L = 0uA	-5%	VDDA*0.5	-5%	V
		SAGND=100b	I_L = 0uA	-5%	VDDA*0.4	-5%	V
REFO	REFO operation current, I_{AREFO}		I_L = 0uA		260		uA
	V(REFO,VSS)		I_L = 0uA	-3%	1,2	-3%	V
	Temperature drift		T_A=-40℃~85℃		100		ppm/℃
	RMS Noise				60		uVrms
VDDA：Adjust Voltage Regulator,							



Figure 6.6-1 VDDA(000b) vs. VDD



Figure 6.6-2 VDDA(010b) vs. VDD



Figure 6.6-3 VDDA(110b) vs. VDD



Figure 6.6-4 VDDA(000b) vs. Temperature



Figure 6.6-5 VDDA(010b) vs. Temperature



Figure 6.6-6 VDDA(110b) vs. Temperature



Figure 6.6-7 VDDA vs. Load current

6.7. Multi-Function Comparator

TA = 25℃,VDD = 3.0V, unless otherwise noted.

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
IMC	Operation supply current	ENCMP[0]=1, CMPHS[0]=1b		5		uA
	Low Power Mode	ENCMP[0]=1, CMPHS [0]=0b		1		
VIC	Common-mode input voltage		0		VDD-1	V
VOS	Offset voltage		-5		5	mV
Vhys	Input hysteresis		0	0.7	1.5	mV
Vaccy	Reference Voltage	ENLDO[0]=1b, CPPS[1:0]=11b, VRSEL[0]=1b	1.15	1.2	1.25	V
	Temperature Drift			50		ppm/℃
	VDD Voltage drift			±0.2		%/V
IR	Multi-node resistor current	CPRL[0]=0b		10		uA
		CPRL[0]=1b		30		
	ENLDO[0]=1b,CPPS[1:0]=11b,CPRH[1:0]=01b,CPRL[0]=0b.	CPDA[4:0]=00011b	-5%	3.89	5%	V
		CPDA[4:0]=00100b		3.73		
		CPDA[4:0]=00101b		3.58		
		CPDA[4:0]=00110b		3.44		
		CPDA[4:0]=00111b		3.31		
		CPDA[4:0]=01000b		3.19		
		CPDA[4:0]=01001b		3.08		
		CPDA[4:0]=01010b		2.98		
		CPDA[4:0]=01011b		2.88		
		CPDA[4:0]=01100b		2.79		
		CPDA[4:0]=01101b		2.71		
		CPDA[4:0]=01110b		2.63		
		CPDA[4:0]=01111b		2.55		
		CPDA[4:0]=10000b		2.48		
		CPDA[4:0]=10001b		2.42		
		CPDA[4:0]=10010b		2.35		
		CPDA[4:0]=10011b		2.29		
		CPDA[4:0]=10100b		2.24		
		CPDA[4:0]=10101b		2.18		
		CPDA[4:0]=10110b		2.13		
		CPDA[4:0]=10111b		2.08		
		CPDA[4:0]=11000b		2.03		
		CPDA[4:0]=11001b		1.99		
		CPDA[4:0]=11010b		1.94		

		CPDA[4:0]=11011b		1.90		
		CPDA[4:0]=11100b		1.86		
		CPDA[4:0]=11101b		1.82		
	CPDA[4:0]=00000b~00010b, and 11110b~11111b (reserved)					

LVD：Low Voltage Detect.

6.8. LCD

T_A = 25℃,V_{DD} = 3.3V, C_{VLCD} =4.7uF,unless otherwise noted.

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
I_{LCD}	Operation supply current with output buffer.(all segment turn on, No load)	ENLCP[0]=1	V_{DD} = 3.0V		8		uA
VLCD	Supply Voltage at VLCD pin	ENLCP [0]=0		2.4		5	V
	Embedded Charge Pump output voltage at VLCD pin	V_{DD} = 3.3V, ENLCP [0]=1, C_{VLCD} =4.7uF	LCDV[2:0]=111b	-10%	2.45	+10%	V
			LCDV[2:0]=110b	-10%	2.70	+10%	
			LCDV[2:0]=101b	-10%	2.85	+10%	
			LCDV[2:0]=100b	-10%	3.10	+10%	
			LCDV[2:0]=011b	-10%	3.30	+10%	
			LCDV[2:0]=010b	-10%	4.10	+10%	
			LCDV[2:0]=001b (VDD>2.4V mode)	-10%	4.55	+10%	
			LCDV[2:0]=000b (VDD>2.75V)	-10%	5.1	+10%	
	VDD Voltage drift	ENLCP [0]=1, CV_{LCD} =4.7uF, LCDV[2:0]>010b,VDD=2.2V~ 5.5V; LCDV[2:0]=001b,VDD>2.4V; LCDV[2:0]=000b,VDD>2.75V;			4		%/V
Z_{LCD}	Output impedance with LCD buffer	f_{LCD} =128Hz,VLCD=3.05V			10		kΩ



Figure 6.8-1 VLCD(LCDV=100b) vs. VDD



Figure 6.8-2 VLCD(LCDV=010b) vs. VDD



Figure 6.8-3 VLCD(LCDV=000b) vs. VDD

6.9. OPAMP

TA = 25℃,VDD = 3.3V, VDDA=2.4V, AGND=0.3VDDA, Input buffer on unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{os-op}	Input offset voltage	OP Gain=10, ADGN=8, VRGN=0.5 Pre-Filter=10K(Inside) / 27nF(Outside)			800	uV
	Input offset voltage with Auto-Zero	Auto-Zero(OP1P_PB0-OP1P_AGND) OP Gain=10, ADGN=8, VRGN=0.5 Pre-Filter=10K(Inside) / 27nF(Outside)		-2		uV
V_{os-td}	OP Input offset temperature drift	with Auto-Zero, TA=-40℃ ~ 85℃		0.64		uV/℃
CMVR	Common-mode voltage input range		VSS+0.1		VDDA - 1.1	V



6.10. ΣADC, Power Supply and recommended operating conditions

TA = 25℃,VDD = 3.0V, VDDA=2.4V,unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
V_{SD18}	Supply Voltage at VDDA	ENLDO[0]=0		2.4		5.5	V
$I_{\Sigma\Delta ADC}$	Operation supply current	Input gain =1, input buffer on			254		uA
$f_{\Sigma ADC}$	Modulator sample frequency, ADC_CK				1		MHz
	Over Sample Ratio, OSR			32		61440	
Eos	Input offset voltage	Chopper on OSR=61440	Input gain=1, reference gain=1		1		uV
Vrms	Input RMS Noise	Chopper on, OSR=61440, input gain=1 reference gain=1			3.5		uV
		Chopper off, OSR=32, input gain=1 reference gain=1			350		uV
NM	Normal Rejection ratio	Chopper On OSR=61440	Input gain=1, reference gain=1. Vin=200mVrms 50/60Hz		60		dB
AC_{bw}	AC Measurement Bandwidth	OSR=32, LPFBW=1024 Without Voltage Divider	0.5% error	20		4k	Hz
			3dB				
			Square wave, 0.5% error			0.3k	
			Triangle wave, 0.5% error				

		A/D Clock=1MHz	*ENOB(RMS) with OSR/GAIN at A/D Clock=0.5MHz, VDD=3.3V, VDDA=2.4V, AGND=0.3VDDA, VREF=1.2,Vin=Ext.Short, Chopper Off;*						
Max. Vin(mV) =0.9*VREF[1]	**OSR**	**32**	**64**	**128**	**256**	**7680**	**15360**	**30720**	**61140**
	Output rate(Hz)	**31250**	**7813**	**3906**	**1953**	**65**	**33**	**16**	**8**
	Gain								
±2160	**0.5**	**12.63**	14.09	14.78	15.3	17.96	18.39	18.7	19
±1080	**1**	**12.77**	14.09	14.66	15.13	17.9	18.24	18.57	18.87
±540	**2**	**12.66**	14.01	14.62	15.13	17.68	18.01	18.29	18.41
±270	**4**	**12.53**	13.81	14.53	15.12	17.28	17.7	17.57	18.06
±135	**8**	**12.29**	13.46	14.17	14.77	16.78	16.8	16.97	16.98

		A/D Clock=1MHz	*RMS Noise(uV) with OSR/GAIN at A/D Clock=0.5MHz, VDD=3.3V, VDDA=2.4V, AGND=0.3VDDA, VREF=1.2,Vin=Ext.Short, Chopper Off;*						
Max. Vin(mV) =0.9*VREF[1]	**OSR**	32	64	128	256	7680	15360	30720	61140
	Output rate(Hz)	31250	7813	3906	1953	65	33	16	8
	Gain								
±2160	0.5	759.55	276.19	170.49	118.99	18.77	13.94	11.24	9.16
±1080	1	344.59	137.19	92.75	66.86	9.80	7.75	6.17	5.02
±540	2	185.38	72.84	47.80	33.52	5.72	4.54	3.75	3.44
±270	4	101.38	41.88	25.35	16.90	3.77	2.82	3.08	2.19
±135	8	59.82	26.70	16.28	10.74	2.66	2.62	2.34	2.33

Table 6.10-1(a) SD18, Chopper Off, ENOB and RMS Noise Table

ENOB(RMS) with OSR/GAIN at A/D Clock=0.5MHz, VDD=3.3V, VDDA=2.4V, AGND=0.3VDDA, VREF=1.2,Vin=Ext.Short, Chopper On ;								
Max. Vin(mV) =0.9*VREF[1]	**OSR**	**64**	**128**	**256**	**7680**	**15360**	**30720**	**61140**
	Output rate(Hz)	**3906**	**1953**	**977**	**33**	**16**	**8**	**4**
	Gain							
±2160	**0.5**	14.71	15.27	15.88	18.5	18.85	19.2	19.47
±1080	**1**	14.74	15.32	15.79	18.42	18.83	19.14	19.45
±540	**2**	14.6	15.13	15.57	18.36	18.75	19.03	19.32
±270	**4**	14.48	15.08	15.76	18.09	18.43	18.74	18.86
±135	**8**	14.05	14.77	15.33	17.56	17.9	18.03	18.18

RMS Noise(uV) with OSR/GAIN at A/D Clock=0.5MHz, VDD=3.3V, VDDA=2.4V, AGND=0.3VDDA, VREF=1.2,Vin=Ext.Short, Chopper On;								
Max. Vin(mV) =0.9*VREF[1]	**OSR**	**64**	**128**	**256**	**7680**	**15360**	**30720**	**61140**
	Output rate(Hz)	**3906**	**1953**	**977**	**33**	**16**	**8**	**4**
	Gain							
±2160	**0.5**	179.26	121.63	79.58	12.92	10.16	7.97	6.61
±1080	**1**	87.63	58.69	42.32	6.85	5.14	4.17	3.34
±540	**2**	48.37	33.37	24.68	3.56	2.73	2.24	1.83
±270	**4**	26.26	17.36	10.85	2.15	1.70	1.37	1.26
±135	**8**	17.66	10.71	7.31	1.55	1.23	1.12	1.01

Table 6.10-1(b) SD18, Chopper On, ENOB and RMS Noise Table





6.10.1. ΣADC,Temperature Sensor

T_A = 25℃,V_{DD} = 3.0V, VDDA=2.4V,unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
TC_S	Sensor temperature drift			173		uV/℃
KT	Absolute Temperature Scale 0°K			284		℃
TC_{ERR}	One point calibrate error temperature	Calibration at 25℃ of -40℃~85℃		±2		℃



Figure 6.10-2 ADC Temperature Error

6.11. Analog input and switch performance

T_A = 25℃,V_{DD} = 3.0V, VDDA=2.4V AGND=0.5VDDAunless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{AL}	Analog Input Leakage Current	AGND=0.5 VDDA		10	100	pA
		AGND=0.3VDDA		10	100	
		AGND=0.1VDDA		100	500	

6.12. Build-In EPROM(BIE)

T_A = 25℃,V_{DD} = 3.0V, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{BIE}	Supply Voltage at VPP PIN			8.5	8.75	V
I_{BIE}	Operation supply current			3		mA
V_{SS}	Supply Voltage			0		V
When connecting to the external V_{BIE} power source to program the BIE block, users can use the instruction to program the words one by one into the BIE block.						

6.13. Build-In EPROM(BIE) Low voltage control circuit

T_A = 25℃,V_{DD} = 3.05V, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
T_O	Operation temperature range		0	25	40	℃
V_{DD}	Operation supply Voltage		2.75		5.5	V
V_{SS}	Supply Voltage			0		V
When the 2.75V low voltage programming control circuit is activated, users can program the BIE block without connecting to the external V_{BIE} power source.						



圖 6.13-1 HY17P60B 外灌 VPP 燒錄 BIE 應用方塊圖



圖 6.13-2 HY17P60B 低壓燒錄 BIE 應用方塊圖

7. 訂貨資訊

下單品名 1	封裝型式	引腳數	封裝型式		程式碼	出貨包裝	個裝	材料	MSL3
			描述方式		編號 2	形式	數量	組成	
HY17P60B-D000	Die	-	D	000	000	Tray	250	Green[4]	-
HY17P60B-L064	LQFP	64	L	064	000	Tray	250	Green[4]	MSL-3
HY17P60B-NS32	QFN	32	N	S32	000	Tape & Reel	5000	Green[4]	MSL-3

[1] **產品名稱 品名封裝型式描述方式 裝型程式碼編號（空白片 / 標準品 / 代客燒錄碼）**

例如：您的 HY17P60B 代客燒錄服務申請的程式碼編號為 001，且需要的產品是裸 片出貨。則下單品名為 HY17P60B-D000-001。

例如：您的需求是 HY17P60B 不帶程式碼的空白片且需要的產品是裸片出貨。則下單品名為 HY17P60B-D000。

例如：您的需求是 HY17P60B 不帶程式碼的空白片且需要的產品是封裝片 LQFP64 出貨，則下單品名為 HY17P60B-L064，且需以 Tray 出貨，則除下單品名外，請特別註明出貨包裝形式為 Tray。

例如：您的 HY17P60B 代客燒錄服務申請的程式碼編號為 002，而需求的產品是封裝片 LQFP64 出貨，則下單品名為 HY17P60B-L064-002，且需以 Tray 出貨，則除下單品名外，請特別註明出貨包裝形式為 Tray。

[2] 程式碼編號

"式碼編號式為品名外，請為標準品或代客燒錄申請的程式碼編號，而空白晶片不帶此碼。

[3] MSL:

濕度敏感性等級係依據 IPC/JEDEC J-STD-020 的規範加以試驗分級，並參考 IPC/JEDEC J-STD-033 的標準處理、包裝、運輸與使用。

[4] Green (RoHS & no Cl/Br):

HYCON 產品皆為 Green Product，符合 RoHS 指令，REACH 高關注物質(SVHC)以及無鹵素規定 (Br<900ppm or Cl<900ppm or (Br+Cl)<1500ppm)。

8. 封裝型式資訊

8.1. LQFP64(L064)

8.1.1. Package Dimensions LQFP64(7x7)



SYMBOLS	MIN.	NOM.	MAX.
A	—	—	1.60
A1	0.05	—	0.15
A2	1.35	1.40	1.45
b	0.13	0.18	0.23
c	0.09	—	0.20
D	9.00 BSC		
D1	7.00 BSC		
e	0.40 BSC		
E	9.00 BSC		
E1	7.00 BSC		
L	0.45	0.60	0.75
L1	1.00 REF		
θ	0°	3.5°	7°

Note:
1. All dimensions refer to JEDEC OUTLINE MS-026.
2. Do not include Mold Flash or Protrusions.
3. Unit: mm.

8.2. QFN32(NS32)

8.2.1. Package Dimensions QFN32(4x4x0.55)



SYMBOLS	MIN	NOM	MAX
A	0.50	0.55	0.60
A1	0.00	0.02	0.05
A3	0.15 REF.		
b	0.15	0.20	0.25
D	3.90	4.00	4.10
E	3.90	4.00	4.10
D2	2.65	2.70	2.75
E2	2.65	2.70	2.75
L	0.25	0.30	0.35
e	0.40 BASIC		

Note:
1. All dimensions refer to JEDEC OUTLINE MO-220.
2. Do not include Mold Flash or Protrusions.
3. Unit: mm.
4. https://www.hycontek.com/hy_mcu/QFN_DFN_PCB.pdf

8.2.2. Land Pattern Design Recommendations



Note:
1. Publication IPC-7351 is recommended for alternate designs.
2. http://www.hycontek.com/hy_mcu/QFN_DFN_PCB.pdf
3. Unit: mm.

8.2.3. Tape & Reel Information

8.2.3.1. Reel Dimensions

Unit: mm



8.2.3.2. Carrier Tape Dimensions



SYMBOLS	Reel Dimensions		Carrier Tape Dimensions									
	A	W1	A0	B0	K0	P0	P1	P2	E	F	D0	W
Spec.	330	12.5	4.35	4.35	1.10	4.00	8.00	2.00	1.75	5.50	1.50	12.00
Tolerance	+6/-3	+1.5/-0	±0.10	±0.10	±0.10	±0.10	±0.10	±0.05	±0.10	±0.05	+0.1/-0	±0.30

Note: 10 Sprocket hole pitch cumulative tolerance is ±0.20mm.

8.2.3.3. Pin1 direction



9. 修訂紀錄

以下描述本檔差異較大的地方，而標點符號與字形的改變不在此描述範圍。

文件版次	頁次	日期	摘要
V01	All	2021/09/22	初版發行
V02	45	2022/03/21	更新 Die 及 QFN32 產品包裝之個裝數量
	47	2022/03/21	更新 QFN32 產品的 Package Dimensions 為 4x4x0.55