



HY12P65/HY12P66

Datasheet

**DMM Specialized IC
Embedded Digital T-RMS**

Table of Contents

1. FEATURES	4
2. BLOCK DIAGRAM.....	5
2.1 Multi-Function Block.....	6
2.2 ADC.....	7
2.3 Power	8
3. PACKAGE AND PIN	9
3.1 64PIN Diagram LQFP64	9
3.2 Pin Description	10
4. REGISTER LIST	14
5. ABSOLUTE MAXIMUM RATINGS	16
5.1 Recommended operating conditions	16
5.2 Internal RC Oscillator	17
5.3 Supply current into VDD excluding peripherals current.....	17
5.4 Port1~3.....	17
5.5 Reset(Brownout, External RST pin, Low Voltage Detect).....	18
5.6 Power System	20
5.7 LCD	20
5.8 $\Sigma\Delta$ ADC, Power Supply and recommended operating conditions.....	21
5.9 $\Sigma\Delta$ ADC, Temperature sensor	22
5.10 Analog input and switch performance.....	22
5.11 DMM Comparator.....	22

6. ORDERING INFORMATION	23
7. PACKAGING INFORMATION	24
8. REVISION RECORD	25

注意：


- 1、本說明書中的內容，隨著產品的改進，有可能不經過預告而更改。請客戶及時到本公司網站下載更新 <http://www.hycontek.com>
- 2、本規格書中的圖形、應用電路等，因第三方工業所有權引發的問題，本公司不承擔其責任。
- 3、本產品在單獨應用的情況下，本公司保證它的性能、典型應用和功能符合說明書中的條件。當使用在客戶的產品或設備中，以上條件我們不作保證，建議客戶做充分的評估和測試。
- 4、請注意輸入電壓、輸出電壓、負載電流的使用條件，使 IC 內的功耗不超過封裝的容許功耗。對於客戶在超出說明書中規定額定值使用產品，即使是瞬間的使用，由此所造成的損失，本公司不承擔任何責任。
- 5、本產品雖內置防靜電保護電路，但請不要施加超過保護電路性能的過大靜電。
- 6、本規格書中的產品，未經書面許可，不可使用在要求高可靠性的電路中。例如健康醫療器械、防災器械、車輛器械、車載器械及航空器械等對人體產生影響的器械或裝置，不得作為其部件使用。
- 7、本公司一直致力於提高產品的品質和可靠度，但所有的半導體產品都有一定的失效概率，這些失效概率可能會導致一些人身事故、火災事故等。當設計產品時，請充分留意冗餘設計，採用安全指標，這樣可以避免事故的發生。
- 8、本規格書中內容，未經本公司許可，嚴禁用於其他目的之轉載或複製。

1. Features


- 2.4V~3.6V 工作電壓
- 6KWord OTP (One Time Programmable) 程式記憶體，256Byte 資料記憶體
- 內建 Brownout 與 Watch dog timer，可防止 CPU 進入死機模式
- 內建高精度 RC 震盪器及支援石英震盪電路
 - 操作模式:4MHz
 - 待機模式:32KHz
- 可程式化多功能網路
 - 電壓/電阻/電容換檔量測
 - 定電壓/定電流輸出
 - 元件可自我校正
 - 元件正負極性判別
- 多功能比較器
 - 具有遲滯與 latch 功能，可降低 glitch
 - 可程式化設定比較電壓
 - 可做為短路測試、頻率量測或電容充放電頻率量測
- 高解析度 $\Sigma\Delta$ ADC
 - 零輸入電壓，零輸出電壓
 - 高輸入阻抗 (內置輸入緩衝器)
 - 內置絕對溫度感測器
- 1.2V 的內部類比電路共地電壓源
- LVD 低電壓檢測功能具 14 段檢測電壓設置與外部輸入電壓檢測功能
- 類比電壓源 VDDA 可選擇 4 種不同輸出電壓，具 10mA 穩壓電壓源輸出能力
- 4x15 LCD 液晶驅動器
 - 內建 Charge Pump 穩壓線路，可提供 4 種 LCD 偏壓
 - Static、1/2、1/3、1/4 Duty 及 1/3 Bias 軟體選擇
- 8-bit Timer A
- 8-bit Timer C 模組具 PWM/PFD 波形產生功能
- UART 模組
- Support 6 stack level.

Model No.	PA Network	PB Channel	ADC	Program Memory	Data Memory	LCD	I/O	Cap.	T-RMS Bandwidth	Inrush Current	Peak Hold	Counts	Serial Port	Package
HY12P65	7	5+1	1	6Kx16	256x8	4x15	19	50mF	1.5KHz	Y	1ms	5000	UART	LQFP64
HY12P66	7	5+1	1	6Kx16	256x8	4x15	19	50mF	1.5KHz	-	-	5000	UART	LQFP64


2. Block Diagram




2.1 Multi-Function Block



2.2 ADC




2.3 Power



3. Package And Pin

3.1 64PIN Diagram LQFP64



3.2 Pin Description

“I/O” Input/Output, “I” Input, “O” Output, “S” Schmitt Trigger, “C” CMOS, “P” Power, “A” Analog

Pin		Characteristic		Description
No.	Name	I/O	Type	
1	SEG3	O	A	LCD 的 Segment 輸出
2	SEG4	O	A	LCD 的 Segment 輸出
3	SEG5	O	A	LCD 的 Segment 輸出
4	SEG6	O	A	LCD 的 Segment 輸出
5	SEG7	O	A	LCD 的 Segment 輸出
6	SEG8	O	A	LCD 的 Segment 輸出
7	SEG9	O	A	LCD 的 Segment 輸出
8	SEG10	O	A	LCD 的 Segment 輸出
9	SEG11	O	A	LCD 的 Segment 輸出
10	SEG12	O	A	LCD 的 Segment 輸出
11	SEG13	O	A	LCD 的 Segment 輸出
12	SEG14	O	A	LCD 的 Segment 輸出
13	PT2.3/TMCKI/LVDIN			
	PT2.3	I/O	S	數位輸入/輸出
	TMCKI	I	S	TIMERC 時脈源輸入接口
	LVDIN	I	A	LVD 外部信號輸入接口
14	PT2.2/PWM/PFD			
	PT2.2	I/O	C	數位輸入/輸出
	PWM	O	C	PWM 輸出接口
	PFD	O	C	PFD 輸出接口
15	PT2.1/XTI			
	PT2.1	I/O	S	數位輸入/輸出
	XTI	I	A	外接振盪器輸入端
16	PT2.0/XTO			
	PT2.0	I/O	S	數位輸入/輸出
	XTO	O	A	外接振盪器輸出端
17	PT1.7/BZ/PSDO			
	PT1.7	I/O	S	數位輸入/輸出
	BZ	O	C	蜂鳴器輸出端
	PSDO	O	C	OTP 讀/寫介面 PSDO 接口
18	PT1.6			
	PT1.6	I/O	S	數位輸入/輸出
19	PT1.5			

		PT1.5	I/O	S	數位輸入/輸出
20	PT1.4/TX	PT1.4	I/O	S	數位輸入/輸出
		TX	O	C	EUART 通訊介面 TX 接口
21	PT1.3/RC/TST	PT1.3	I	S	數位輸入
		RC	I	S	EUART 通訊介面 RC 接口
		TST	I	S	測試模式致能輸入 (未開放)
22	PT1.2	PT1.2	I/O	S	數位輸入
23	PT1.1/PSDI/INT1	PT1.1	I/O	S	數位輸入
		PSDI	I	S	OTP 讀/寫介面 PSDI 接口
		INT1	I	S	中斷源 INT1
24	PT1.0/PSCK/INT0	PT1.0	I/O	S	數位輸入
		PSCK	I	S	OTP 讀/寫介面 PSCK 接口
		INT0	I	S	中斷源 INT0
25	PT3.6/CNT	PT3.6	I/O	S	數位輸入/輸出
		CNT	I	S	頻率計數輸入接口
26	PT3.7/CMPO	PT3.7	I/O	C	數位輸入/輸出
		CMPO	O	C	比較器輸出接口
27	PT2.7/CMP3/INT27	PT2.7	I/O	C	數位輸入/輸出
		CMP3	I	A	比較器輸入接口
		INT27	I	C	中斷源 E27IF
28	PT2.6/CMP2/INT26	PT2.6	I/O	S	數位輸入/輸出
		CMP2	I	A	比較器輸入接口
		INT26	I	S	中斷源 E26IF
29	PT2.5/CMP1/INT25	PT2.5	I/O	S	數位輸入/輸出
		CMP1	I	A	比較器輸入接口
		INT25	I	S	中斷源 E25IF
30	PT2.4/CMP0/INT24	PT2.4	I/O	S	數位輸入/輸出

		CMP0	I	A	比較器輸入接口
		INT24	I	S	中斷源 E24IF
31	PT3.5/PB5	PT3.5	I/O	C	數位輸入/輸出
		PB5	I	A	類比輸入通道
32	PB4		I	A	類比輸入通道
33	PB3		I	A	類比輸入通道
34	PB1 / PB2		I	A	類比輸入通道
35	PB0		I	A	類比輸入通道
36	FTP		I/O	A	前置濾波電容連接口
37	FTN		I/O	A	前置濾波電容連接口
38	RLU		I/O	A	類比網路開關接口
39	RLD		I/O	A	類比網路開關接口
40	PA6		I/O	A	類比網路開關接口
41	PA5		I/O	A	類比網路開關接口
42	PA4		I/O	A	類比網路開關接口
43	PA3		I/O	A	類比網路開關接口
44	PA2		I/O	A	類比網路開關接口
45	PA1		I/O	A	類比網路開關接口
46	PA0		I/O	A	類比網路開關接口
47	REFO		I/O	P	參考電壓接口
48	AGND		I/O	P	類比電源接地端
49	ACM		I/O	P	參考電壓接口
50	VDDA		I/O	P	類比電路電壓源
51	VGG		O	P	倍壓電壓源
52	CA		I/O	A	倍壓電容接口
53	CB		I/O	A	倍壓電容接口
54	VSS		P	P	晶片工作電壓源接地端
55	RST/VPP	RST	I	S	復位晶片(Low active)
		VPP	P	P	EPROM 讀/寫時的電壓源
56	VDD		P	P	晶片工作電壓源
57	VLCD		I/O	P	LCD 的電壓源
58	COM0		O	A	LCD 的 COM 輸出
59	COM1		O	A	LCD 的 COM 輸出
60	COM2		O	A	LCD 的 COM 輸出
61	COM3		O	A	LCD 的 COM 輸出
62	SEG0		O	A	LCD 的 Segment 輸出

63	SEG1	O	A	LCD 的 Segment 輸出
64	SEG2	O	A	LCD 的 Segment 輸出

4. Register list

"0" no use, "1" read/write, "w" write, "r" read, "r0" only read 0, "r1" only read 1, "w0" only write 0, "w1" only write 1														
": "unimplemented bit, "x" unknown, "u" unchanged, "d" depends on condition														
Address	File Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	A-RESET	I-RESET	R/W		
00H	INDF0	Contents of FSR0 to address data memory value of FSR0 not changed									N/A	N/A	*****	
01H	POINC0	Contents of FSR0 to address data memory value of FSR0 post-incremented									N/A	N/A	*****	
02H	PODEC0	Contents of FSR0 to address data memory value of FSR0 post-decremented									N/A	N/A	*****	
03H	PRINC0	Contents of FSR0 to address data memory value of FSR0 pre-incremented									N/A	N/A	*****	
04H	PLUSW0	Contents of FSR0 to address data memory value of FSR0 offset by W									N/A	N/A	*****	
05H	INDF1	Contents of FSR1 to address data memory value of FSR0 not changed									N/A	N/A	*****	
06H	POINC1	Contents of FSR1 to address data memory value of FSR0 post-incremented									N/A	N/A	*****	
07H	PODEC1	Contents of FSR1 to address data memory value of FSR0 post-decremented									N/A	N/A	*****	
08H	PRINC1	Contents of FSR1 to address data memory value of FSR0 pre-incremented									N/A	N/A	*****	
09H	PLUSW1	Contents of FSR1 to address data memory value of FSR0 offset by W									N/A	N/A	*****	
0FH	FSR0H									FSR0[8]	...x	...u	*****	
10H	FSR0L	Indirect Data Memory Address Pointer 0 Low Byte, FSR0[7:0]									xxxx xxxx	uuuu uuuu	*****	
11H	FSR1H									FSR1[8]	...x	...u	*****	
12H	FSR1L	Indirect Data Memory Address Pointer 1 Low Byte, FSR1[7:0]									xxxx xxxx	uuuu uuuu	*****	
16H	TOSH				TOS[12]	TOS[11]	TOS[10]	TOS[9]	TOS[8]	...0 0000	...0 0000	*****		
17H	TOSL	Top-of-Stack Low Byte (TOS<7:0>)									0000 0000	0000 0000	*****	
18H	STKPTR	STKFL	STKUN	STKOV			STKPRT[2]	STKPRT[1]	STKPRT[0]	000. 000	000. 000	r,rw0,rw0,-,r,r,f		
1AH	PCLATH				PC[12]	PC[11]	PC[10]	PC[9]	PC[8]	...0 0000	...0 0000	*****		
1BH	PCLATL	PC Low Byte for PC<7:0>									0000 0000	0000 0000	*****	
1DH	TBLPTRH				TBLPTR[12]	TBLPTR[11]	TBLPTR[10]	TBLPTR[9]	TBLPTR[8]	...0 0000	...0 0000	*****		
1EH	TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)									0000 0000	0000 0000	*****	
1FH	TBLDH	Program Memory Table Latch High Byte									0000 0000	0000 0000	*****	
20H	TBLDL	Program Memory Table Latch Low Byte									0000 0000	0000 0000	*****	
21H	PRODH	Product Register of Multiply High Byte									xxxx xxxx	uuuu uuuu	r,r,f,r r,r,f,r	
22H	PRODL	Product Register of Multiply Low Byte									xxxx xxxx	uuuu uuuu	r,r,f,r r,r,f,r	
23H	INTE1	GIE		TMCIE		TMAIE	WDTIE	E1IE	E0IE	0.0. 0000	0.0. 0000	*,*,*,*,*,*		
24H	INTE2	TXIE	RCIE	RMSIE	LPFIE	AD1IE		CTIE		0000 000.	0000 000.	*****		
25H	INTE3	E24IE	E25IE	E26IE	E27IE					0000	0000	*****		
26H	INTF1			TMCIF		TMAIF	WDTIF	E1IF	E0IF	...0 0000	...0 0000	*****		
27H	INTF2	TXIF	RCIF	RMSIF	LPFIF	AD1IF		CTIF		0000 000.	0000 000.	*****		
28H	INTF3	E24IF	E25IF	E26IF	E27IF					0000	0000	*****		
29H	WREG	Working Register									xxxx xxxx	uuuu uuuu	*****	
2AH	BSRCN								BSR[0] 0000 0000	*****		
2BH	STATUS				C	DC	N	OV	Z	...x xxxx	...u uuuu	*****		
2CH	PSTATUS	PD	TO	IDLEB	BOR		SKERR			000d .0.	uduu .d.	rw0,rw0,rw0,rw0,-,rw0,-		
2DH	LVDCN1	ENLVD	LVD	VJ1	VJ2	VLDX[3:0]								
2EH	LVDCN2	VSL	SVIN[2:0]			SVIP[3:0]								
2FH	SBMSET1	SKRST	HAOTR[5:0]									x.xx xxxx	u.uu uuuu	*****
30H	MCKCN1	HSSEL	CPUCK[1:0]	HSS[1:0]		HSCK	ENXT	ENHAO		0000 0001	0000 0001	*****		
31H	MCKCN2	LDCS[2:0]		ADCCK	PERCK	BZS[2:0]				0000 0000	0000 0000	*****		
32H	TMACN	ENTMA	TMACK	TMAS[1:0]	ENWDT	WDTSS[2:0]				0000 0000	0000 0000	***** w1,***		
33H	TMAR	TimerA data register									xxxx xxxx	uuuu uuuu	r,r,f,r r,r,f,r	
34H	TMCCN	ENTMC	TMCCK[1:0]	TMCS1[2:0]		TMCS0[1:0]				0000 0000	0000 0000	*****		
35H	PRC	TimerC programmable register									1111 1111	1111 1111	*****	
36H	TMCR	TimerC register									0000 0000	0000 0000	r,r,f,r r,r,f,r	
37H	PWMCN	ENPWM	ENPFD	PWMRL[1:0]						0000 0000	0000 0000	*****		
38H	PWMR	PWM MSB Byte register									xxxx xxxx	uuuu uuuu	*****	
39H	LCDCN1	ENLCD	LC DPR	VLC DX[1:0]		LCDBF	LCDBI[1:0]				0000 000.	0000 000.	*****	
3AH	LCDCN2	LCDBL	LC DMX[1:0]							000.	000.	*****		
3BH	LCD0	Segment SEG1@[7:4] and SEG0@[3:0] data register of LCD									xxxx xxxx	uuuu uuuu	*****	
3CH	LCD1	Segment SEG3@[7:4] and SEG2@[3:0] data register of LCD									xxxx xxxx	uuuu uuuu	*****	
3DH	LCD2	Segment SEG5@[7:4] and SEG4@[3:0] data register of LCD									xxxx xxxx	uuuu uuuu	*****	
3EH	LCD3	Segment SEG7@[7:4] and SEG6@[3:0] data register of LCD									xxxx xxxx	uuuu uuuu	*****	
3FH	LCD4	Segment SEG9@[7:4] and SEG8@[3:0] data register of LCD									xxxx xxxx	uuuu uuuu	*****	
40H	LCD5	Segment SEG11@[7:4] and SEG10@[3:0] data register of LCD									xxxx xxxx	uuuu uuuu	*****	
41H	LCD6	Segment SEG13@[7:4] and SEG12@[3:0] data register of LCD									xxxx xxxx	uuuu uuuu	*****	
42H	LCD7	Segment SEG14@[3:0] data register of LCD								 xxxx uuuu	*****	
46H	URCON	ENSP	ENTX	TX9	TX9D	PARITY			WUE	0000 0.0	0000 0.0	*****		
47H	URSTA		RC9D	PERR	FERR	OERR	RCIDL	TRMT	ABDOVF	.000 0110	.000 0110	~r,r,f,r r,r,f,rw0		
48H	BAUDCON					ENCR	RC9	ENADD	ENABD 0000 0000	*****		
49H	BRGRH	Baud Rate Generator Register High Byte									...x xxxx	...u uuuu	*****	
4AH	BRGRL	Baud Rate Generator Register Low Byte									xxxx xxxx	uuuu uuuu	*****	
4BH	TXREG	UART Transmit Register									xxxx xxxx	uuuu uuuu	*****	
4CH	RCREG	UART Receive Register									xxxx xxxx	uuuu uuuu	r,r,f,r r,r,f,r	

“-”no use, “*”read/write, “w”write, “r”read, “r0”only read 0, “r1”only read 1, “w0”only write 0, “w1”only write 1
 “.”unimplemented bit, “x”unknown, “u”unchanged, “d”depends on condition

Address	File Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	A-RESET	i-RESET	R/W		
4DH	PT1	PT1.7	PT1.6	PT1.5	PT1.4	PT1.3	PT1.2	PT1.1	PT1.0	xxxx xxxx	uuuu uuuu	r,r,r,r,r		
4EH	TRISC1	TC1.7	TC1.6	TC1.5	TC1.4	TC1.3	TC1.2	TC1.1	TC1.0	0000 0000	0000 0000	r,r,r,r,r		
4FH	PT1PU	PU1.7	PU1.6	PU1.5	PU1.4	PU1.3	PU1.2	PU1.1	PU1.0	0000 0000	0000 0000	r,r,r,r,r		
50H	PT1M1	PM1.7	PM1.6	PM1.5	PM1.4	INTEG1[1:0]		INTEG0[1:0]		0000 0000	0000 0000	r,r,r,r,r		
51H	PT2	PT2.7	PT2.6	PT2.5	PT2.4	PT2.3	PT2.2	PT2.1	PT2.0	xxxx xxxx	uuuu uuuu	r,r,r,r,r		
52H	TRISC2	TC2.7	TC2.6	TC2.5	TC2.4	TC2.3	TC2.2	TC2.1	TC2.0	0000 0000	0000 0000	r,r,r,r,r		
53H	PT2DA	DA2.7	DA2.6	DA2.5	DA2.4	DA2.3	PM2.2[1:0]			0000 0.00	0000 0.00	r,r,r,r,r		
54H	PT2PU	PU2.7	PU2.6	PU2.5	PU2.4	PU2.3	PU2.2	PU2.1	PU2.0	0000 0000	0000 0000	r,r,r,r,r		
55H	PT3	PT3.7	PT3.6	PT3.5		TC3.7	TC3.6	TC3.5		xxx. 000.	uuu. 000.	r,r,r,r,r		
56H	PT3PU	PU3.7	PU3.6	PU3.5		PM3.7		DA3.5		000. 0.0.	000. 0.0.	r,r,r,r,r		
57H	PAX6					PS6	DS6	FS6	SS6					
58H	PA54	PS5	DS5	FS5	SS5	PS4	DS4	FS4	SS4					
59H	PA32	PS3	DS3	FS3	SS3	PS2	DS2	FS2	SS2					
5AH	PA10	PS1	DS1	FS1	SS1	PS0	DS0	FS0	SS0					
5BH	PWRCN	DMMBIAS	SAGND[1:0]		ENVS	ENREFO	ENLDO	LDOC[1:0]						
5CH	PWRCN2	MCUBIAS	ENCPVGG	ENCOMP	ENCNTI	ENCTR	RSTCOMB	RSLPF	RSRMS					
5DH	ADCN1	SDIO	SREFO	SFT1<1:0>			SFUVR<3:0>							
5EH	ADCN2	SMODE<7:0>												
5FH	ADCN3	SCMPRH<3:0>			SCMPRL<3:0>									
60H	ADCN4	SCMPI<2:0>			AD1CHOP<1:0>		AD1OSR<2:0>							
61H	ADCN5	SAD1FP<3:0>			HSAD	SAD1FN<2:0>								
62H	ADCN6	SAD1RH<2:0>			SAD1RL<2:0>		SAD1I<1:0>							
63H	ADCN7	ENAD1	AD1IG<1:0>		AD1RG	AD1RHBUF	AD1RLBUF	AD1IPBUF	AD1INBUF					
64H	RMSCN	ENRMS	ENLPF	ENSQRE	LPFBW<1:0>		ENPKH							
65H	CTAU	CTA<23:16>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
66H	CTAH	CTA<15:8>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
67H	CTAL	CTA<7:0>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
68H	CTBU	CTB<23:16>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
69H	CTBH	CTB<15:8>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
6AH	CTBL	CTB<7:0>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
6BH	CTCU	CTC<23:16>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
6CH	CTCH	CTC<15:8>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
6DH	CTCL	CTC<7:0>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
6EH	CTSTA	CNTI	ACPO	CMPHO	CMPLO						CTBOV			
6FH	PKHMAXU	PKHMAX<18:11>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
70H	PKHMAXH	PKHMAX<10:3>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
71H	PKHMAXL	PKHMAX<2:0>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
72H	PKHMINU	PKHMIN<18:11>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
73H	PKHMINH	PKHMIN<10:3>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
74H	PKHMINL	PKHMIN<2:0>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
75H	RMSDATA4	RMS<37:30>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
76H	RMSDATA3	RMS<29:22>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
77H	RMSDATA2	RMS<21:14>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
78H	RMSDATA1	RMS<13:6>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
79H	RMSDATA0	RMS<5:0>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
7AH	LPFDATAU	LPF<18:11>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
7BH	LPFDATAH	LPF<10:3>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
7CH	LPFDATAL	LPF<2:0>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
7DH	AD1DATAU	AD1<18:11>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
7EH	AD1DATAH	AD1<10:3>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
7FH	AD1DATAL	AD1<2:0>										xxxx xxxx	uuuu uuuu	r,r,r,r,r
80H ~ FFH	GPR0	General Purpose Register as 128Byte										xxxx xxxx	uuuu uuuu	r,r,r,r,r
100H~17FH	GPR1	General Purpose Register as 128Byte										xxxx xxxx	uuuu uuuu	r,r,r,r,r

*1 HY12P66 之 LPFBW<1>位元恆為” 1”

*2 HY12P66 之 ENPKH 位元恆為” 0”

*3 HY12P66 不具有 PKHMAXU、PKHMAXH、PKHMAXL、PKHMINU、PKHMINH、PKHMINL 等暫存器

5. Absolute Maximum Ratings

Absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Voltage applied at VDD(VDDA) to VSS(VSSA)	-0.2 V to 4.0 V
Voltage applied to any pin	-0.2 V to V _{DD} + 0.3 V
Diode current at any device terminal	±2 mA
Storage temperature range, Tstg	-55°C to 150°C
Total power dissipation	0.5w
Lead temperature (soldering, 10s)	300°C

5.1 Recommended operating conditions

T_A = -40°C ~ 85°C, unless otherwise noted

Sym.	Parameter		Test Conditions		Min.	Typ.	Max.	unit
V _{DD}	Supply Voltage		All digital peripherals and CPU		2.2		3.6	V
			Analog peripherals		2.4		3.6	
V _{SS}	Supply Voltage				0		0	
XT	External Oscillator	Ceramic resonator	V _{DD} = 2.2V, ENXT[0]=1b	HSEL=0b,	450K		Hz	
	Frequency	Crystal		HSEL=0b,	1M	8M		

5.2 Internal RC Oscillator

$T_A = 25^{\circ}\text{C}, V_{DD} = 3.0\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
HAO	High Speed Oscillator frequency	ENHAO[0]=1		4		MHz
LPO	Low Power Oscillator frequency	V_{DD} supply voltage be enable LPO		32		KHz

5.3 Supply current into VDD excluding peripherals current

$T_A = 25^{\circ}\text{C}, V_{DD} = 3.0\text{V}, \text{OSC_LPO} = 32\text{KHz}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
I_{AM1}	Active mode 1	OSC_CY = 8MHz, OSC_HAO = off, CPU_CK = 8MHz		1.34	2	mA
I_{AM2}	Active mode 2	OSC_CY = off, OSC_HAO = 4MHz, CPU_CK = 4MHz		0.36	0.55	mA
I_{AM3}	Active mode 3	OSC_CY = off, OSC_HAO = 4MHz, CPU_CK = 2MHz		0.2	0.3	mA
I_{LP3}	Low Power 3	OSC_CY = off, OSC_HAO = off, CPU_CK = off, Sleep state		0.65	1.2	uA

OSC_CY : External Oscillator frequency.

OSC_HAO : Internal High Accuracy Oscillator frequency.

CPU_CK : CPU core work frequency.

5.4 Port1~3

$T_A = 25^{\circ}\text{C}, V_{DD} = 3.0\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
Input voltage and Schmitt trigger and leakage current and timing						
V_{IH}	High-Level input voltage				2.1	V
V_{IL}	Low-Level input voltage		0.9			
V_{hys}	Input Voltage hysteresis($V_{IH} - V_{IL}$)			0.8		V
I_{LKG}	Leakage Current				0.1	uA
R_{PU}	Port pull high resistance			180		k Ω
Output voltage and current and frequency						
V_{OH}	High-level output voltage	$I_{OH}=10\text{mA}$	$V_{DD} - 0.3$			V
V_{OL}	Low-level output voltage	$I_{OL}=-10\text{mA}$			VSS +0.3	

5.5 Reset(Brownout, External RST pin, Low Voltage Detect)

$T_A = 25^{\circ}\text{C}$, $V_{DD} = 3.0\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit		
BOR	Pulse length needed to accepted reset internally, t_{d-LVR}		2			us		
	V_{DD} Start Voltage to accepted reset internally (L→H), V_{LVR}		1.6	1.85	2.1	V		
	Hysteresis, $V_{HYS-LVR}$		70			mV		
RST	Pulse length needed as RST/VPP pin to accepted reset internally, t_{d-RST}		2			us		
	Input Voltage to accepted reset internally		0.9			V		
	Hysteresis, $V_{HYS-RST}$		0.8			V		
LVD Compare Mode	Operation current, I_{LVD}		10			15	uA	
	External input voltage to compare reference voltage		1.2			V		
	Compare reference voltage temperature drift		$T_A = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$			100	ppm/ $^{\circ}\text{C}$	
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=1110b$		3.3			V		
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=1101b$		3.2					
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=1100b$		3.1					
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=1011b$		3.0					
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=1010b$		2.9					
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=1001b$		2.8					
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=1000b$		2.7					
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=0111b$		2.6					
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=0110b$		2.5					
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=0101b$		2.4					
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=0100b$		2.3					
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=0011b$		2.2					
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=0010b$		2.1					
	Detect V_{DD} voltage rang by user option, $V_{SVS} VLDx[3:0]=0001b$		2.0					
VDD Ratio	Comparator Offset Error		-150				150	mV
Compare Mode	VDD Ratio Error		-5				5	%
BOR : Brownout Reset LVR : Low Voltage Reset of BOR LVD : Low Voltage Detect RST : External Reset pin								




Figure6.5-1 BOR reset diagram




Figure6.5-2 RST reset diagram

*1 t_{RST} : Please see BOR Introduce of HY12Pxx series User's Guide (UG-HY12S65-Vxx).




Figure6.5-3 VLVR and VHYS vs. Temperature

5.6 Power System

$T_A = 25^\circ\text{C}, V_{DD} = 3.0\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit
VDDA	VDDA operation current, I_{VDDA}	$I_L = 0\text{mA}$	LDOC[1:0]=00b	22			μA
	Select VDDA output voltage	$I_L = 0.1\text{mA}$, $V_{DD}=3\text{V}$	LDOC[1:0]=00b	3.6			V
	Load Regulation	$V_{DD}=2.4\text{V}$ $I_L = 1\sim 5\text{mA}$	LDOC[1:0]=00b	10			mV
	Line Regulation	$V_{DD}=2.4\text{V}\sim 3.6\text{V}$ $I_L = 1\text{mA}$	LDOC[1:0]=00b	40			mV
	Temperature drift	LDOC[1:0]=11b	$T_A = -40^\circ\text{C}\sim 85^\circ\text{C}$	100			ppm/ $^\circ\text{C}$
	V_{DD} Voltage drift	$I_L = 0.1\text{mA}$	$V_{DD}=2.5\text{V}\sim 3.6\text{V}$	± 0.2			%/V
AGND	AGND operation current, I_{Agnd}	SAGND#00b	$I_L = 0\text{mA}$	20			μA
	Output voltage, V_{Agnd}		$I_L = 0\mu\text{A}$	1.0			V
	Output voltage with Load		$I_L = \pm 200\mu\text{A}$	0.98	1.02		V_{AGND}
REFO	V(REFO,AGND)	ENLDO=1b,	$I_L = 0\mu\text{A}$	1.2			V
	Temperature drift	SAGND#00b	$T_A = -40^\circ\text{C}\sim 85^\circ\text{C}$	100			ppm/ $^\circ\text{C}$
	RMS Noise			60			μVrms

5.7 LCD

$T_A = 25^\circ\text{C}, V_{DD} = 3.0\text{V}, C_{VLCD} = 4.7\mu\text{F}$, unless otherwise noted.

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit
I_{LCD}	Operation supply current without output buffer.(all segment turn on)	LCDPR[0]=1	$V_{DD} = 2.2\text{V}$	20			μA
			$V_{DD} = 3.0\text{V}$				
VLCD	Supply Voltage at VLCD pin	LCDPR[0]=0		2.2	3.6		V
	Embedded Charge Pump output voltage at VLCD pin	$V_{DD} = 2.2\text{V}$, LCDPR[0]=1, $C_{VLCD} = 4.7\mu\text{F}$	VLCDX[1:0]=11b	2.295	2.55	2.805	V
			VLCDX[1:0]=10b	2.52	2.8	3.08	
			VLCDX[1:0]=01b	2.745	3.05	3.355	
VLCDX[1:0]=00b	2.97	3.3	3.63				
Z_{LCD}	Output impedance with LCD buffer	$f_{LCD} = 128\text{Hz}, VLCD=3.05\text{V}$		10			$\text{k}\Omega$

5.8 $\Sigma\Delta$ ADC, Power Supply and recommended operating conditions

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.0\text{V}$, $V_{DDA}=3.6\text{V}$, $V_R=1.2\text{V}$, $AGND=0.5V_{DD}$, ADC Clock=400kHz Input buffer on unless otherwise noted

Sym.	Parameter	Test Conditions		Min.	Typ.	Max.	unit
$f_{\Sigma\Delta\text{ADC}}$	Modulator sample frequency, ADC_CK			400			KHz
$I_{\Sigma\Delta\text{ADC}}$	Operation supply current	Input gain =0.9, input buffer on ADC_CK=400KHz		550			μA
$D_{\Sigma\Delta\text{ADC}}$	Maximum ADC Output Code (ADC Gain Factor)	OSR=2500~20000		17D79		d	
		OSR=64~256		3FFFF			
		OSR=32		3FD7C			
Eos	Input offset voltage	Chopper on OSR=20000	Input gain=0.9, reference gain=1	20	100	μV	
			Input gain=3.6, reference gain=0.33	5	10		
Rev	Roll-over error voltage	Chopper on OSR=20000	Input gain=0.9, reference gain=1	200	600	μV	
			Input gain=3.6, reference gain=0.33	10	30		
Vrms	Input RMS Noise	Chopper on, OSR=20000, input gain=0.9 reference gain=1		10		μV	
		Chopper on, OSR=20000, input gain=3.6 reference gain=0.33		2			
		Chopper off, OSR=32, input gain=0.9 reference gain=1		400			
		Chopper off, OSR=32, input gain=3.6 reference gain=0.33		80			
NM	Normal Rejection ratio	Chopper On OSR=20000 ADCLK=1	Input gain=0.9, reference gain=1. Vin=200mVrms 50/60Hz	60		dB	
			Input gain=3.6, reference gain=0.33. Vin=20mVrms 50/60Hz				
AC_{bw}	AC Measurement	OSR=32, LPFBW=1024	Sine wave, 0.5% error	20	1.5k	Hz	
	Bandwidth		Sine wave, 3dB	6k			
			Square wave, 0.5%	0.1k			

			error		
			Triangle wave, 0.5%		1.2k
			error		

5.9 ΣΔADC, Temperature sensor

$T_A = 25^\circ\text{C}, V_{DD} = 3.0\text{V}, V_{DDA}=2.4\text{V}$, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
TC _S	Sensor temperature drift			178		uV/°C
KT	Absolute Temperature Scale 0°K	ADC Gain=0.9, OSR=20000, Input buffer Off, VR:REFO-AGND		-281		°C
TC _{ERR}	One point calibrate error temperature	Calibration at 25°C of -40°C~85°C		±2		°C

5.10 Analog input and switch performance

$T_A = 25^\circ\text{C}, V_{DD} = 3.0\text{V}, V_{DDA}=3.6\text{V}$ AGND=0.5VDDA unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
I _{AL}	Analog Input Leakage Current	AGND=0.5 VDDA		10	100	pA
		AGND=0.3VDDA		10	100	
		AGND=0.1VDDA		100	500	
R _{sw}	Switch Turn On Resistance	PS0,PS1		20		Ohm
		DS0,DS1		40		
		DS2~DS6, PS2~PS6		80		
		SS0~SS6,FS0~FS6		400		

5.11 DMM Comparator

$T_A = 25^\circ\text{C}, V_{DD} = 3.0\text{V}, V_{DDA}=3.6\text{V}$ AGND=0.5VDDA, unless otherwise noted

Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	unit
I _{CMP}	Comparator Supply Current					uA
V _I	Comparator Input Range	CMPL	0		VDDA-0.7	V
		CMPH	0.4		VDDA	
V _{os}	Comparator Input Offset Voltage	CMPL, VRLCMP=AGND		5		mV
		CMPH VRHCMP=AGND		5		
V _n	Comparator Input peak to peak noise	CMPL		5		mV
		CMPH		5		
		CMPH&CMPL		10		
CMP _{BW}	Comparator Bandwidth	VRHCMP=AGNDP<2>, VRLCMP=AGNDN<2> VIN=100mVrms		1		MHz

6. Ordering Information

下單品名 ¹	封裝型式	引腳數	封裝型式 描述方式		程式碼 編號 ²	出貨包裝 形式	個裝 數量	材料 組成	MSL ³
HY12P65-D000	Die	-	D	000	000	-	100	Green ⁴	-
HY12P65-L064	LQFP	64	L	064	000	Tray	250	Green ⁴	MSL-3
HY12P66-D000	Die	-	D	000	000	-	100	Green ⁴	-
HY12P66-L064	LQFP	64	L	064	000	Tray	250	Green ⁴	MSL-3

¹ 產品名稱 – 封裝型式描述方式 – 程式碼編號（空白片 / 標準品 / 代客燒錄碼）

例如：您的代客燒錄服務申請的程式碼編號為 008，且需要的產品是裸片出貨。

則下單品名為 HY12P65-D000-008

例如：您的需求是不帶程式碼的空白片且需要的產品是裸片出貨。則下單品名為 HY12P65-D000

例如：您的需求是不帶程式碼的空白片且需要的產品是封裝片 LQFP64 出貨。則下單品名為 HY12P65-L064，且需以 Tray 出貨，則除下單品名外，請特別著名出貨包裝形式為 Tray

例如：您的代客燒錄服務申請的程式碼編號為 008，且需要的產品是封裝片 LQFP64 出貨。則下單品名為 HY12P65-L064-008，且需以 Tray 出貨，則除下單品名外，請特別著名出貨包裝形式為 Tray

² 程式碼編號

“001”~“999” 為標準品或代客燒錄申請的程式碼編號，而空白晶片不帶此碼。


³ MSL:

濕度敏感性等級係依據 IPC/JEDEC J-STD-020 的規範加以試驗分級，並參考 IPC/JEDEC J-STD-033 的標準處理、包裝、運輸與使用。

⁴ Green (RoHS & no Cl/Br):


HYCON 產品皆為 Green Product，符合 RoHS 指令以及無鹵素規定(Br/Cl<0.1%)

7. Packaging Information



VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

SYMBOLS	MIN.	NOM.	MAX.
A	—	—	1.60
A1	0.05	—	0.15
A2	1.35	1.40	1.45
b	0.13	0.18	0.23
c	0.09	—	0.20
D	9.00 BSC		
D1	7.00 BSC		
e	0.40 BSC		
E	9.00 BSC		
E1	7.00 BSC		
L	0.45	0.60	0.75
L1	1.00 REF		
θ	0°	3.5°	7°



JEDEC MS-026 Compliant

8. Revision Record

Major differences are stated thereafter :

Version	Page	Revision Summary
V01	All	New release
V02	All	Revise all
V03	5~14	圖片更新, SPI 功能移除
	21	ADC max. Output code
V04	5	Add HY12P66 Difference
	11~12	Reviser Pin Description (Pin12~Pin34)
V05	7	修正 ADC 示意圖錯誤
	14	修正暫存器錯誤
V06	21~22	Add-in AC Measurement Bandwidth specification.